US5756397A
(en)
*
|
1993-12-28 |
1998-05-26 |
Lg Semicon Co., Ltd. |
Method of fabricating a wiring in a semiconductor device
|
US6093615A
(en)
|
1994-08-15 |
2000-07-25 |
Micron Technology, Inc. |
Method of fabricating a contact structure having a composite barrier layer between a platinum layer and a polysilicon plug
|
US5814529A
(en)
*
|
1995-01-17 |
1998-09-29 |
Semiconductor Energy Laboratory Co., Ltd. |
Method for producing a semiconductor integrated circuit including a thin film transistor and a capacitor
|
US5658829A
(en)
*
|
1995-02-21 |
1997-08-19 |
Micron Technology, Inc. |
Semiconductor processing method of forming an electrically conductive contact plug
|
US5726498A
(en)
*
|
1995-05-26 |
1998-03-10 |
International Business Machines Corporation |
Wire shape conferring reduced crosstalk and formation methods
|
US6022799A
(en)
*
|
1995-06-07 |
2000-02-08 |
Advanced Micro Devices, Inc. |
Methods for making a semiconductor device with improved hot carrier lifetime
|
US5614765A
(en)
*
|
1995-06-07 |
1997-03-25 |
Advanced Micro Devices, Inc. |
Self aligned via dual damascene
|
JPH0964179A
(ja)
*
|
1995-08-25 |
1997-03-07 |
Mitsubishi Electric Corp |
半導体装置およびその製造方法
|
JPH09153545A
(ja)
*
|
1995-09-29 |
1997-06-10 |
Toshiba Corp |
半導体装置及びその製造方法
|
US6004875A
(en)
*
|
1995-11-15 |
1999-12-21 |
Micron Technology, Inc. |
Etch stop for use in etching of silicon oxide
|
US6294799B1
(en)
*
|
1995-11-27 |
2001-09-25 |
Semiconductor Energy Laboratory Co., Ltd. |
Semiconductor device and method of fabricating same
|
US6709562B1
(en)
*
|
1995-12-29 |
2004-03-23 |
International Business Machines Corporation |
Method of making electroplated interconnection structures on integrated circuit chips
|
US6946716B2
(en)
*
|
1995-12-29 |
2005-09-20 |
International Business Machines Corporation |
Electroplated interconnection structures on integrated circuit chips
|
US5741626A
(en)
*
|
1996-04-15 |
1998-04-21 |
Motorola, Inc. |
Method for forming a dielectric tantalum nitride layer as an anti-reflective coating (ARC)
|
KR100215847B1
(ko)
*
|
1996-05-16 |
1999-08-16 |
구본준 |
반도체 장치의 금속 배선 및 그의 형성 방법
|
KR100215846B1
(ko)
*
|
1996-05-16 |
1999-08-16 |
구본준 |
반도체장치의 배선형성방법
|
US6043164A
(en)
*
|
1996-06-10 |
2000-03-28 |
Sharp Laboratories Of America, Inc. |
Method for transferring a multi-level photoresist pattern
|
US5726100A
(en)
*
|
1996-06-27 |
1998-03-10 |
Micron Technology, Inc. |
Method of forming contact vias and interconnect channels in a dielectric layer stack with a single mask
|
US6429120B1
(en)
|
2000-01-18 |
2002-08-06 |
Micron Technology, Inc. |
Methods and apparatus for making integrated-circuit wiring from copper, silver, gold, and other metals
|
US5693563A
(en)
*
|
1996-07-15 |
1997-12-02 |
Chartered Semiconductor Manufacturing Pte Ltd. |
Etch stop for copper damascene process
|
DE69709870T2
(de)
*
|
1996-07-18 |
2002-08-22 |
Advanced Micro Devices Inc., Austin |
Verwendung einer ätzstopschicht in einer integrierten schaltung für die herstellung von versetzt angeordneten leiterbahnen
|
US5854515A
(en)
*
|
1996-07-23 |
1998-12-29 |
Advanced Micro Devices, Inc. |
Integrated circuit having conductors of enhanced cross-sectional area
|
US5691250A
(en)
*
|
1996-08-29 |
1997-11-25 |
Taiwan Semiconductor Manufacturing Company, Ltd |
Method of forming a metal contact to a novel polysilicon contact extension
|
FR2754391B1
(fr)
*
|
1996-10-08 |
1999-04-16 |
Sgs Thomson Microelectronics |
Structure de contact a facteur de forme eleve pour circuits integres
|
US5847462A
(en)
*
|
1996-11-14 |
1998-12-08 |
Advanced Micro Devices, Inc. |
Integrated circuit having conductors of enhanced cross-sectional area with etch stop barrier layer
|
JPH10214896A
(ja)
*
|
1996-11-29 |
1998-08-11 |
Toshiba Corp |
半導体装置の製造方法及び製造装置
|
US6537905B1
(en)
|
1996-12-30 |
2003-03-25 |
Applied Materials, Inc. |
Fully planarized dual damascene metallization using copper line interconnect and selective CVD aluminum plug
|
KR100219508B1
(ko)
*
|
1996-12-30 |
1999-09-01 |
윤종용 |
반도체장치의 금속배선층 형성방법
|
US7510961B2
(en)
|
1997-02-14 |
2009-03-31 |
Micron Technology, Inc. |
Utilization of energy absorbing layer to improve metal flow and fill in a novel interconnect structure
|
US5801094A
(en)
*
|
1997-02-28 |
1998-09-01 |
United Microelectronics Corporation |
Dual damascene process
|
GB2325083B
(en)
*
|
1997-05-09 |
1999-04-14 |
United Microelectronics Corp |
A dual damascene process
|
US6025116A
(en)
*
|
1997-03-31 |
2000-02-15 |
Siemens Aktiengesellschaft |
Etching of contact holes
|
DE19715501C1
(de)
*
|
1997-04-14 |
1998-06-25 |
Fraunhofer Ges Forschung |
Verfahren zur Strukturierung von dünnen Metallschichten
|
US5876614A
(en)
*
|
1997-04-18 |
1999-03-02 |
Storage Technology Corporation |
Method of wet etching aluminum oxide to minimize undercutting
|
DE69734871D1
(de)
*
|
1997-05-30 |
2006-01-19 |
St Microelectronics Srl |
Verfahren zur Herstellung eines Germanium-implantierten bipolaren Heteroübergangtransistors
|
US6057227A
(en)
*
|
1997-06-23 |
2000-05-02 |
Vlsi Technology, Inc. |
Oxide etch stop techniques for uniform damascene trench depth
|
WO1999000839A1
(en)
*
|
1997-06-26 |
1999-01-07 |
Advanced Micro Devices, Inc. |
Dual damascene etch process
|
JP3350638B2
(ja)
*
|
1997-06-26 |
2002-11-25 |
沖電気工業株式会社 |
半導体素子の製造方法
|
US6171957B1
(en)
|
1997-07-16 |
2001-01-09 |
Mitsubishi Denki Kabushiki Kaisha |
Manufacturing method of semiconductor device having high pressure reflow process
|
US6100184A
(en)
*
|
1997-08-20 |
2000-08-08 |
Sematech, Inc. |
Method of making a dual damascene interconnect structure using low dielectric constant material for an inter-level dielectric layer
|
US6294455B1
(en)
*
|
1997-08-20 |
2001-09-25 |
Micron Technology, Inc. |
Conductive lines, coaxial lines, integrated circuitry, and methods of forming conductive lines, coaxial lines, and integrated circuitry
|
US6080655A
(en)
*
|
1997-08-21 |
2000-06-27 |
Micron Technology, Inc. |
Method for fabricating conductive components in microelectronic devices and substrate structures thereof
|
US6143616A
(en)
|
1997-08-22 |
2000-11-07 |
Micron Technology, Inc. |
Methods of forming coaxial integrated circuitry interconnect lines
|
US6187677B1
(en)
|
1997-08-22 |
2001-02-13 |
Micron Technology, Inc. |
Integrated circuitry and methods of forming integrated circuitry
|
TW377501B
(en)
*
|
1997-09-08 |
1999-12-21 |
United Microelectronics Corp |
Method of dual damascene
|
US6066569A
(en)
*
|
1997-09-30 |
2000-05-23 |
Siemens Aktiengesellschaft |
Dual damascene process for metal layers and organic intermetal layers
|
US5877076A
(en)
*
|
1997-10-14 |
1999-03-02 |
Industrial Technology Research Institute |
Opposed two-layered photoresist process for dual damascene patterning
|
US5935762A
(en)
*
|
1997-10-14 |
1999-08-10 |
Industrial Technology Research Institute |
Two-layered TSI process for dual damascene patterning
|
US6107191A
(en)
*
|
1997-11-07 |
2000-08-22 |
Lucent Technologies Inc. |
Method of creating an interconnect in a substrate and semiconductor device employing the same
|
TWI246633B
(en)
|
1997-12-12 |
2006-01-01 |
Applied Materials Inc |
Method of pattern etching a low k dielectric layen
|
US6143476A
(en)
*
|
1997-12-12 |
2000-11-07 |
Applied Materials Inc |
Method for high temperature etching of patterned layers using an organic mask stack
|
US6057239A
(en)
*
|
1997-12-17 |
2000-05-02 |
Advanced Micro Devices, Inc. |
Dual damascene process using sacrificial spin-on materials
|
US6291334B1
(en)
*
|
1997-12-19 |
2001-09-18 |
Applied Materials, Inc. |
Etch stop layer for dual damascene process
|
KR100253385B1
(ko)
|
1997-12-22 |
2000-05-01 |
김영환 |
반도체 소자의 배선형성 방법
|
US6358849B1
(en)
*
|
1997-12-23 |
2002-03-19 |
Texas Instruments Incorporated |
Integrated circuit interconnect and method
|
KR100494148B1
(ko)
*
|
1997-12-29 |
2006-05-22 |
매그나칩 반도체 유한회사 |
모스페트트랜지스터의금속배선층형성방법
|
US6169664B1
(en)
*
|
1998-01-05 |
2001-01-02 |
Texas Instruments Incorporated |
Selective performance enhancements for interconnect conducting paths
|
US6028004A
(en)
*
|
1998-01-06 |
2000-02-22 |
International Business Machines Corporation |
Process for controlling the height of a stud intersecting an interconnect
|
US6051369A
(en)
*
|
1998-01-08 |
2000-04-18 |
Kabushiki Kaisha Toshiba |
Lithography process using one or more anti-reflective coating films and fabrication process using the lithography process
|
US6017813A
(en)
*
|
1998-01-12 |
2000-01-25 |
Vanguard International Semiconductor Corporation |
Method for fabricating a damascene landing pad
|
TW392324B
(en)
*
|
1998-01-23 |
2000-06-01 |
United Microelectronics Corp |
Dual damascene process
|
US6204168B1
(en)
|
1998-02-02 |
2001-03-20 |
Applied Materials, Inc. |
Damascene structure fabricated using a layer of silicon-based photoresist material
|
JPH11220025A
(ja)
*
|
1998-02-03 |
1999-08-10 |
Rohm Co Ltd |
半導体装置およびその製造方法
|
GB2337160B
(en)
*
|
1998-02-13 |
2000-03-29 |
United Intgrated Circuits Corp |
Method of fabricating embedded dynamic random access memory
|
TW368741B
(en)
*
|
1998-02-26 |
1999-09-01 |
United Microelectronics Corp |
Manufacturing method for dual damascene
|
US6245684B1
(en)
*
|
1998-03-13 |
2001-06-12 |
Applied Materials, Inc. |
Method of obtaining a rounded top trench corner for semiconductor trench etch applications
|
US6214731B1
(en)
*
|
1998-03-25 |
2001-04-10 |
Advanced Micro Devices, Inc. |
Copper metalization with improved electromigration resistance
|
US6197696B1
(en)
|
1998-03-26 |
2001-03-06 |
Matsushita Electric Industrial Co., Ltd. |
Method for forming interconnection structure
|
TW374224B
(en)
*
|
1998-04-03 |
1999-11-11 |
United Microelectronics Corp |
Dual damascene process for manufacturing low k dielectrics
|
FR2777697B1
(fr)
|
1998-04-16 |
2000-06-09 |
St Microelectronics Sa |
Circuit integre avec couche d'arret et procede de fabrication associe
|
US6262450B1
(en)
|
1998-04-22 |
2001-07-17 |
International Business Machines Corporation |
DRAM stack capacitor with vias and conductive connection extending from above conductive lines to the substrate
|
GB2336715B
(en)
*
|
1998-04-24 |
2000-03-15 |
United Microelectronics Corp |
Dual damascene structure and its manufacturing method
|
US6063711A
(en)
*
|
1998-04-28 |
2000-05-16 |
Taiwan Semiconductor Manufacturing Company |
High selectivity etching stop layer for damascene process
|
DE19829152A1
(de)
*
|
1998-05-05 |
1999-11-18 |
United Microelectronics Corp |
Doppeltes Damaszierverfahren
|
US6042999A
(en)
*
|
1998-05-07 |
2000-03-28 |
Taiwan Semiconductor Manufacturing Company |
Robust dual damascene process
|
JP3186040B2
(ja)
*
|
1998-06-01 |
2001-07-11 |
日本電気株式会社 |
半導体装置の製造方法
|
US6680248B2
(en)
|
1998-06-01 |
2004-01-20 |
United Microelectronics Corporation |
Method of forming dual damascene structure
|
TW383463B
(en)
|
1998-06-01 |
2000-03-01 |
United Microelectronics Corp |
Manufacturing method for dual damascene structure
|
US6303489B1
(en)
|
1998-06-03 |
2001-10-16 |
Advanced Micro Devices, Inc. |
Spacer - defined dual damascene process method
|
US6153521A
(en)
|
1998-06-04 |
2000-11-28 |
Advanced Micro Devices, Inc. |
Metallized interconnection structure and method of making the same
|
GB2340657B
(en)
*
|
1998-06-10 |
2000-07-05 |
United Microelectronics Corp |
Dual damascene technique
|
US6165863A
(en)
|
1998-06-22 |
2000-12-26 |
Micron Technology, Inc. |
Aluminum-filled self-aligned trench for stacked capacitor structure and methods
|
US6127258A
(en)
*
|
1998-06-25 |
2000-10-03 |
Motorola Inc. |
Method for forming a semiconductor device
|
US6025259A
(en)
*
|
1998-07-02 |
2000-02-15 |
Advanced Micro Devices, Inc. |
Dual damascene process using high selectivity boundary layers
|
US7135445B2
(en)
*
|
2001-12-04 |
2006-11-14 |
Ekc Technology, Inc. |
Process for the use of bis-choline and tris-choline in the cleaning of quartz-coated polysilicon and other materials
|
US7547669B2
(en)
*
|
1998-07-06 |
2009-06-16 |
Ekc Technology, Inc. |
Remover compositions for dual damascene system
|
US6319813B1
(en)
*
|
1998-07-06 |
2001-11-20 |
Micron Technology, Inc. |
Semiconductor processing methods of forming integrated circuitry and integrated circuitry constructions
|
US6211092B1
(en)
*
|
1998-07-09 |
2001-04-03 |
Applied Materials, Inc. |
Counterbore dielectric plasma etch process particularly useful for dual damascene
|
US6328804B1
(en)
|
1998-07-10 |
2001-12-11 |
Ball Semiconductor, Inc. |
Chemical vapor deposition of metals on a spherical shaped semiconductor substrate
|
US6127263A
(en)
*
|
1998-07-10 |
2000-10-03 |
Applied Materials, Inc. |
Misalignment tolerant techniques for dual damascene fabrication
|
US6140217A
(en)
*
|
1998-07-16 |
2000-10-31 |
International Business Machines Corporation |
Technique for extending the limits of photolithography
|
US6245662B1
(en)
|
1998-07-23 |
2001-06-12 |
Applied Materials, Inc. |
Method of producing an interconnect structure for an integrated circuit
|
TW374948B
(en)
*
|
1998-07-28 |
1999-11-21 |
United Microelectronics Corp |
Method of prevention of poisoning trenches in dual damascene process structures and dielectric layer windows
|
GB2340302B
(en)
*
|
1998-07-29 |
2000-07-26 |
United Microelectronics Corp |
Method of manufacture using dual damascene process
|
TW437040B
(en)
|
1998-08-12 |
2001-05-28 |
Applied Materials Inc |
Interconnect line formed by dual damascene using dielectric layers having dissimilar etching characteristics
|
US6103616A
(en)
*
|
1998-08-19 |
2000-08-15 |
Advanced Micro Devices, Inc. |
Method to manufacture dual damascene structures by utilizing short resist spacers
|
US6440863B1
(en)
*
|
1998-09-04 |
2002-08-27 |
Taiwan Semiconductor Manufacturing Company |
Plasma etch method for forming patterned oxygen containing plasma etchable layer
|
US6670209B1
(en)
|
1998-09-11 |
2003-12-30 |
Chartered Semiconductor Manufacturing Ltd. |
Embedded metal scheme for liquid crystal display (LCD) application
|
US6174803B1
(en)
|
1998-09-16 |
2001-01-16 |
Vsli Technology |
Integrated circuit device interconnection techniques
|
US6239017B1
(en)
|
1998-09-18 |
2001-05-29 |
Industrial Technology Research Institute |
Dual damascene CMP process with BPSG reflowed contact hole
|
US6326300B1
(en)
|
1998-09-21 |
2001-12-04 |
Taiwan Semiconductor Manufacturing Company |
Dual damascene patterned conductor layer formation method
|
US6225207B1
(en)
*
|
1998-10-01 |
2001-05-01 |
Applied Materials, Inc. |
Techniques for triple and quadruple damascene fabrication
|
US6069082A
(en)
*
|
1998-10-13 |
2000-05-30 |
Chartered Semiconductor Manufacturing Ltd. |
Method to prevent dishing in damascene CMP process
|
US6228758B1
(en)
|
1998-10-14 |
2001-05-08 |
Advanced Micro Devices, Inc. |
Method of making dual damascene conductive interconnections and integrated circuit device comprising same
|
JP3657788B2
(ja)
|
1998-10-14 |
2005-06-08 |
富士通株式会社 |
半導体装置及びその製造方法
|
US6472335B1
(en)
*
|
1998-10-19 |
2002-10-29 |
Taiwan Semiconductor Manufacturing Company |
Methods of adhesion promoter between low-K layer and underlying insulating layer
|
US6004883A
(en)
*
|
1998-10-23 |
1999-12-21 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Dual damascene patterned conductor layer formation method without etch stop layer
|
US6165898A
(en)
*
|
1998-10-23 |
2000-12-26 |
Taiwan Semiconductor Manufacturing Company |
Dual damascene patterned conductor layer formation method without etch stop layer
|
JP4074014B2
(ja)
*
|
1998-10-27 |
2008-04-09 |
株式会社東芝 |
半導体装置及びその製造方法
|
US6037216A
(en)
*
|
1998-11-02 |
2000-03-14 |
Vanguard International Semiconductor Corporation |
Method for simultaneously fabricating capacitor structures, for giga-bit DRAM cells, and peripheral interconnect structures, using a dual damascene process
|
US6060380A
(en)
*
|
1998-11-06 |
2000-05-09 |
Advanced Micro Devices, Inc. |
Antireflective siliconoxynitride hardmask layer used during etching processes in integrated circuit fabrication
|
JP3312604B2
(ja)
*
|
1998-11-06 |
2002-08-12 |
日本電気株式会社 |
半導体装置の製造方法
|
US6265308B1
(en)
|
1998-11-30 |
2001-07-24 |
International Business Machines Corporation |
Slotted damascene lines for low resistive wiring lines for integrated circuit
|
US6077337A
(en)
|
1998-12-01 |
2000-06-20 |
Intel Corporation |
Chemical-mechanical polishing slurry
|
US6093632A
(en)
*
|
1998-12-07 |
2000-07-25 |
Industrial Technology Research Institute |
Modified dual damascene process
|
US6187211B1
(en)
|
1998-12-15 |
2001-02-13 |
Xerox Corporation |
Method for fabrication of multi-step structures using embedded etch stop layers
|
TW404007B
(en)
*
|
1998-12-16 |
2000-09-01 |
United Microelectronics Corp |
The manufacture method of interconnects
|
US6181011B1
(en)
|
1998-12-29 |
2001-01-30 |
Kawasaki Steel Corporation |
Method of controlling critical dimension of features in integrated circuits (ICS), ICS formed by the method, and systems utilizing same
|
US6331481B1
(en)
|
1999-01-04 |
2001-12-18 |
International Business Machines Corporation |
Damascene etchback for low ε dielectric
|
US6287961B1
(en)
|
1999-01-04 |
2001-09-11 |
Taiwan Semiconductor Manufacturing Company |
Dual damascene patterned conductor layer formation method without etch stop layer
|
US6207576B1
(en)
*
|
1999-01-05 |
2001-03-27 |
Advanced Micro Devices, Inc. |
Self-aligned dual damascene arrangement for metal interconnection with low k dielectric constant materials and oxide etch stop layer
|
US6333560B1
(en)
|
1999-01-14 |
2001-12-25 |
International Business Machines Corporation |
Process and structure for an interlock and high performance multilevel structures for chip interconnects and packaging technologies
|
JP2000216247A
(ja)
*
|
1999-01-22 |
2000-08-04 |
Nec Corp |
半導体装置及びその製造方法
|
US20030089987A1
(en)
*
|
1999-02-05 |
2003-05-15 |
Suketu A. Parikh |
Dual damascene misalignment tolerant techniques for vias and sacrificial etch segments
|
US6211085B1
(en)
*
|
1999-02-18 |
2001-04-03 |
Taiwan Semiconductor Company |
Method of preparing CU interconnect lines
|
US6261947B1
(en)
*
|
1999-02-18 |
2001-07-17 |
Micron Technology, Inc. |
Formation of electrical contacts to conductive elements in the fabrication of semiconductor integrated circuits
|
JP3525788B2
(ja)
|
1999-03-12 |
2004-05-10 |
セイコーエプソン株式会社 |
半導体装置の製造方法
|
JP3436221B2
(ja)
|
1999-03-15 |
2003-08-11 |
ソニー株式会社 |
半導体装置の製造方法
|
US6323125B1
(en)
|
1999-03-29 |
2001-11-27 |
Chartered Semiconductor Manufacturing Ltd |
Simplified dual damascene process utilizing PPMSO as an insulator layer
|
JP3700460B2
(ja)
*
|
1999-04-05 |
2005-09-28 |
セイコーエプソン株式会社 |
半導体装置およびその製造方法
|
US6016011A
(en)
*
|
1999-04-27 |
2000-01-18 |
Hewlett-Packard Company |
Method and apparatus for a dual-inlaid damascene contact to sensor
|
US6329280B1
(en)
*
|
1999-05-13 |
2001-12-11 |
International Business Machines Corporation |
Interim oxidation of silsesquioxane dielectric for dual damascene process
|
US6187666B1
(en)
*
|
1999-06-08 |
2001-02-13 |
Advanced Micro Devices, Inc. |
CVD plasma process to fill contact hole in damascene process
|
DE19927284C2
(de)
*
|
1999-06-15 |
2002-01-10 |
Infineon Technologies Ag |
Verfahren zur Herstellung einer elektrisch leitfähigen Verbindung in einer mikroelektronischen Struktur
|
KR100578222B1
(ko)
*
|
1999-06-28 |
2006-05-12 |
주식회사 하이닉스반도체 |
반도체소자에서의 개선된 듀얼 대머신 공정
|
US6251770B1
(en)
|
1999-06-30 |
2001-06-26 |
Lam Research Corp. |
Dual-damascene dielectric structures and methods for making the same
|
US6133144A
(en)
*
|
1999-08-06 |
2000-10-17 |
Taiwan Semiconductor Manufacturing Company |
Self aligned dual damascene process and structure with low parasitic capacitance
|
DE19937994C2
(de)
*
|
1999-08-11 |
2003-12-11 |
Infineon Technologies Ag |
Ätzprozeß für eine Dual Damascene Strukturierung einer Isolierschicht auf einer Halbleiterstruktur
|
EP1077475A3
(de)
*
|
1999-08-11 |
2003-04-02 |
Applied Materials, Inc. |
Verfahren zur Mikrobearbeitung einer Körperhölung mit mehrfachem Profil
|
US6083822A
(en)
*
|
1999-08-12 |
2000-07-04 |
Industrial Technology Research Institute |
Fabrication process for copper structures
|
US6518173B1
(en)
|
1999-08-18 |
2003-02-11 |
Advanced Micro Devices, Inc. |
Method for avoiding fluorine contamination of copper interconnects
|
US6573187B1
(en)
|
1999-08-20 |
2003-06-03 |
Taiwan Semiconductor Manufacturing Company |
Method of forming dual damascene structure
|
US6365327B1
(en)
*
|
1999-08-30 |
2002-04-02 |
Agere Systems Guardian Corp. |
Process for manufacturing in integrated circuit including a dual-damascene structure and an integrated circuit
|
US6313025B1
(en)
*
|
1999-08-30 |
2001-11-06 |
Agere Systems Guardian Corp. |
Process for manufacturing an integrated circuit including a dual-damascene structure and an integrated circuit
|
US6391756B1
(en)
*
|
1999-08-31 |
2002-05-21 |
Micron Technology, Inc. |
Semiconductor processing methods of forming contact openings
|
US6265319B1
(en)
|
1999-09-01 |
2001-07-24 |
Taiwan Semiconductor Manufacturing Company |
Dual damascene method employing spin-on polymer (SOP) etch stop layer
|
TW428283B
(en)
*
|
1999-09-03 |
2001-04-01 |
Taiwan Semiconductor Mfg |
Method for making dual damascene structure
|
US6391761B1
(en)
|
1999-09-20 |
2002-05-21 |
Taiwan Semiconductor Manufacturing Company |
Method to form dual damascene structures using a linear passivation
|
JP2001102447A
(ja)
*
|
1999-09-30 |
2001-04-13 |
Mitsubishi Electric Corp |
コンタクト構造の製造方法
|
US6297149B1
(en)
*
|
1999-10-05 |
2001-10-02 |
International Business Machines Corporation |
Methods for forming metal interconnects
|
US6506683B1
(en)
*
|
1999-10-06 |
2003-01-14 |
Advanced Micro Devices |
In-situ process for fabricating a semiconductor device with integral removal of antireflection and etch stop layers
|
US6103619A
(en)
*
|
1999-10-08 |
2000-08-15 |
United Microelectronics Corp. |
Method of forming a dual damascene structure on a semiconductor wafer
|
US6211061B1
(en)
|
1999-10-29 |
2001-04-03 |
Taiwan Semiconductor Manufactuirng Company |
Dual damascene process for carbon-based low-K materials
|
US6329281B1
(en)
*
|
1999-12-03 |
2001-12-11 |
Agere Systems Guardian Corp. |
Methods for fabricating a multilevel interconnection for an integrated circuit device utilizing a selective overlayer
|
US6406994B1
(en)
|
1999-12-03 |
2002-06-18 |
Chartered Semiconductor Manufacturing Ltd. |
Triple-layered low dielectric constant dielectric dual damascene approach
|
US6372647B1
(en)
|
1999-12-14 |
2002-04-16 |
International Business Machines Corporation |
Via masked line first dual damascene
|
JP3821624B2
(ja)
*
|
1999-12-17 |
2006-09-13 |
シャープ株式会社 |
半導体装置の製造方法
|
KR100373358B1
(ko)
*
|
1999-12-22 |
2003-02-25 |
주식회사 하이닉스반도체 |
비아 퍼스트 듀얼 대머신 공정을 사용한 반도체 소자제조방법
|
KR100403327B1
(ko)
*
|
1999-12-24 |
2003-10-30 |
주식회사 하이닉스반도체 |
반도체 소자의 제조 방법
|
US6295721B1
(en)
*
|
1999-12-28 |
2001-10-02 |
Taiwan Semiconductor Manufacturing Company |
Metal fuse in copper dual damascene
|
US6376370B1
(en)
|
2000-01-18 |
2002-04-23 |
Micron Technology, Inc. |
Process for providing seed layers for using aluminum, copper, gold and silver metallurgy process for providing seed layers for using aluminum, copper, gold and silver metallurgy
|
JP3346475B2
(ja)
*
|
2000-01-18 |
2002-11-18 |
日本電気株式会社 |
半導体集積回路の製造方法、半導体集積回路
|
US6420262B1
(en)
*
|
2000-01-18 |
2002-07-16 |
Micron Technology, Inc. |
Structures and methods to enhance copper metallization
|
GB0001179D0
(en)
|
2000-01-19 |
2000-03-08 |
Trikon Holdings Ltd |
Methods & apparatus for forming a film on a substrate
|
US6465157B1
(en)
|
2000-01-31 |
2002-10-15 |
Chartered Semiconductor Manufacturing Ltd |
Dual layer pattern formation method for dual damascene interconnect
|
US6242344B1
(en)
|
2000-02-07 |
2001-06-05 |
Institute Of Microelectronics |
Tri-layer resist method for dual damascene process
|
JP2001230317A
(ja)
*
|
2000-02-15 |
2001-08-24 |
Nec Corp |
多層配線構造の形成方法及び半導体装置の多層配線構造
|
US6573030B1
(en)
*
|
2000-02-17 |
2003-06-03 |
Applied Materials, Inc. |
Method for depositing an amorphous carbon layer
|
US6812131B1
(en)
|
2000-04-11 |
2004-11-02 |
Honeywell International Inc. |
Use of sacrificial inorganic dielectrics for dual damascene processes utilizing organic intermetal dielectrics
|
US6316351B1
(en)
|
2000-05-31 |
2001-11-13 |
Taiwan Semiconductor Manufacturing Company |
Inter-metal dielectric film composition for dual damascene process
|
US6521542B1
(en)
*
|
2000-06-14 |
2003-02-18 |
International Business Machines Corp. |
Method for forming dual damascene structure
|
US6758223B1
(en)
*
|
2000-06-23 |
2004-07-06 |
Infineon Technologies Ag |
Plasma RIE polymer removal
|
US6426298B1
(en)
*
|
2000-08-11 |
2002-07-30 |
United Microelectronics Corp. |
Method of patterning a dual damascene
|
US6461963B1
(en)
|
2000-08-30 |
2002-10-08 |
Micron Technology, Inc. |
Utilization of disappearing silicon hard mask for fabrication of semiconductor structures
|
JP4129971B2
(ja)
|
2000-12-01 |
2008-08-06 |
新光電気工業株式会社 |
配線基板の製造方法
|
KR100393968B1
(ko)
*
|
2000-12-29 |
2003-08-06 |
주식회사 하이닉스반도체 |
반도체 소자의 이중 다마신 형성방법
|
JP2002217287A
(ja)
|
2001-01-17 |
2002-08-02 |
Mitsubishi Electric Corp |
半導体装置およびその製造方法
|
JP2002231945A
(ja)
*
|
2001-02-06 |
2002-08-16 |
Denso Corp |
半導体装置の製造方法
|
US6537908B2
(en)
*
|
2001-02-28 |
2003-03-25 |
International Business Machines Corporation |
Method for dual-damascence patterning of low-k interconnects using spin-on distributed hardmask
|
US6803314B2
(en)
|
2001-04-30 |
2004-10-12 |
Chartered Semiconductor Manufacturing Ltd. |
Double-layered low dielectric constant dielectric dual damascene method
|
KR100395907B1
(ko)
*
|
2001-05-17 |
2003-08-27 |
주식회사 하이닉스반도체 |
반도체소자의 배선 형성방법
|
US6723639B1
(en)
*
|
2001-05-24 |
2004-04-20 |
Taiwan Semiconductor Manufacturing Company |
Prevention of post CMP defects in Cu/FSG process
|
US7224063B2
(en)
|
2001-06-01 |
2007-05-29 |
International Business Machines Corporation |
Dual-damascene metallization interconnection
|
US6696222B2
(en)
*
|
2001-07-24 |
2004-02-24 |
Silicon Integrated Systems Corp. |
Dual damascene process using metal hard mask
|
US6762127B2
(en)
|
2001-08-23 |
2004-07-13 |
Yves Pierre Boiteux |
Etch process for dielectric materials comprising oxidized organo silane materials
|
US20030213617A1
(en)
*
|
2002-05-20 |
2003-11-20 |
Subramanian Karthikeyan |
Method and structure of a reducing intra-level and inter-level capacitance of a semiconductor device
|
DE10200428A1
(de)
*
|
2002-01-09 |
2003-04-30 |
Infineon Technologies Ag |
Verfahren zur Herstellung von Kontakten und Leiterbahnen mit Hilfe einer vergrabenen Hartmaske
|
US6488509B1
(en)
|
2002-01-23 |
2002-12-03 |
Taiwan Semiconductor Manufacturing Company |
Plug filling for dual-damascene process
|
US6541397B1
(en)
*
|
2002-03-29 |
2003-04-01 |
Applied Materials, Inc. |
Removable amorphous carbon CMP stop
|
US7038239B2
(en)
|
2002-04-09 |
2006-05-02 |
Semiconductor Energy Laboratory Co., Ltd. |
Semiconductor element and display device using the same
|
JP3989761B2
(ja)
|
2002-04-09 |
2007-10-10 |
株式会社半導体エネルギー研究所 |
半導体表示装置
|
JP3989763B2
(ja)
|
2002-04-15 |
2007-10-10 |
株式会社半導体エネルギー研究所 |
半導体表示装置
|
US7411215B2
(en)
|
2002-04-15 |
2008-08-12 |
Semiconductor Energy Laboratory Co., Ltd. |
Display device and method of fabricating the same
|
JP3944838B2
(ja)
*
|
2002-05-08 |
2007-07-18 |
富士通株式会社 |
半導体装置及びその製造方法
|
US7256421B2
(en)
|
2002-05-17 |
2007-08-14 |
Semiconductor Energy Laboratory, Co., Ltd. |
Display device having a structure for preventing the deterioration of a light emitting device
|
US7253112B2
(en)
|
2002-06-04 |
2007-08-07 |
Taiwan Semiconductor Manufacturing Co., Ltd. |
Dual damascene process
|
KR20040009751A
(ko)
*
|
2002-07-25 |
2004-01-31 |
동부전자 주식회사 |
반도체 소자의 다마신 패턴 형성방법
|
US20040132280A1
(en)
*
|
2002-07-26 |
2004-07-08 |
Dongbu Electronics Co. Ltd. |
Method of forming metal wiring in a semiconductor device
|
GB2394879B
(en)
*
|
2002-11-04 |
2005-11-23 |
Electrolux Outdoor Prod Ltd |
Trimmer
|
US7449407B2
(en)
*
|
2002-11-15 |
2008-11-11 |
United Microelectronics Corporation |
Air gap for dual damascene applications
|
US6917109B2
(en)
*
|
2002-11-15 |
2005-07-12 |
United Micorelectronics, Corp. |
Air gap structure and formation method for reducing undesired capacitive coupling between interconnects in an integrated circuit device
|
US7138329B2
(en)
*
|
2002-11-15 |
2006-11-21 |
United Microelectronics Corporation |
Air gap for tungsten/aluminum plug applications
|
US6939761B2
(en)
*
|
2002-11-22 |
2005-09-06 |
Micron Technology, Inc. |
Methods of forming buried bit line DRAM circuitry
|
US6995085B2
(en)
*
|
2003-01-17 |
2006-02-07 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Underlayer protection for the dual damascene etching
|
US7279410B1
(en)
*
|
2003-03-05 |
2007-10-09 |
Advanced Micro Devices, Inc. |
Method for forming inlaid structures for IC interconnections
|
KR100515058B1
(ko)
*
|
2003-03-31 |
2005-09-14 |
삼성전자주식회사 |
금속 패턴을 갖는 반도체 소자의 형성방법
|
US7220665B2
(en)
*
|
2003-08-05 |
2007-05-22 |
Micron Technology, Inc. |
H2 plasma treatment
|
US6875688B1
(en)
*
|
2004-05-18 |
2005-04-05 |
International Business Machines Corporation |
Method for reactive ion etch processing of a dual damascene structure
|
US8741550B2
(en)
*
|
2004-06-09 |
2014-06-03 |
Schott Ag |
Building up diffractive optics by structured glass coating
|
US7223684B2
(en)
*
|
2004-07-14 |
2007-05-29 |
International Business Machines Corporation |
Dual damascene wiring and method
|
KR100621630B1
(ko)
*
|
2004-08-25 |
2006-09-19 |
삼성전자주식회사 |
이종 금속을 이용하는 다마신 공정
|
US20060094612A1
(en)
*
|
2004-11-04 |
2006-05-04 |
Mayumi Kimura |
Post etch cleaning composition for use with substrates having aluminum
|
KR100641553B1
(ko)
*
|
2004-12-23 |
2006-11-01 |
동부일렉트로닉스 주식회사 |
반도체 소자에서 패턴 형성 방법
|
US20070082477A1
(en)
*
|
2005-10-06 |
2007-04-12 |
Applied Materials, Inc. |
Integrated circuit fabricating techniques employing sacrificial liners
|
US7514365B2
(en)
*
|
2005-11-16 |
2009-04-07 |
United Microelectronics Corp. |
Method of fabricating opening and plug
|
KR100798738B1
(ko)
*
|
2006-09-28 |
2008-01-29 |
주식회사 하이닉스반도체 |
반도체 소자의 미세 패턴 제조 방법
|
DE102007005140B4
(de)
*
|
2007-02-01 |
2010-05-06 |
Infineon Technologies Austria Ag |
Verfahren zur Herstellung einer Bauelementstruktur mit einer Dielektrikumsschicht und Verfahren zur Herstellung eines Grabens in einem Halbleiterkörper
|
US20080254233A1
(en)
*
|
2007-04-10 |
2008-10-16 |
Kwangduk Douglas Lee |
Plasma-induced charge damage control for plasma enhanced chemical vapor deposition processes
|
US8793866B1
(en)
*
|
2007-12-19 |
2014-08-05 |
Western Digital (Fremont), Llc |
Method for providing a perpendicular magnetic recording head
|
JP2009182181A
(ja)
*
|
2008-01-31 |
2009-08-13 |
Toshiba Corp |
半導体装置
|
US8166632B1
(en)
|
2008-03-28 |
2012-05-01 |
Western Digital (Fremont), Llc |
Method for providing a perpendicular magnetic recording (PMR) transducer
|
US7863176B2
(en)
*
|
2008-05-13 |
2011-01-04 |
Micron Technology, Inc. |
Low-resistance interconnects and methods of making same
|
US8173505B2
(en)
*
|
2008-10-20 |
2012-05-08 |
Freescale Semiconductor, Inc. |
Method of making a split gate memory cell
|
US8277674B2
(en)
*
|
2009-12-15 |
2012-10-02 |
United Microelectronics Corp. |
Method of removing post-etch residues
|
TWI479549B
(zh)
*
|
2009-12-16 |
2015-04-01 |
United Microelectronics Corp |
去除蝕刻殘留物之方法
|
US8962493B2
(en)
*
|
2010-12-13 |
2015-02-24 |
Crocus Technology Inc. |
Magnetic random access memory cells having improved size and shape characteristics
|
US9064850B2
(en)
|
2012-11-15 |
2015-06-23 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Through-substrate via formation with improved topography control
|
RU2523064C1
(ru)
*
|
2013-01-23 |
2014-07-20 |
Открытое акционерное общество "Научно-исследовательский институт молекулярной электроники" (ОАО "НИИМЭ"), Российская Федерация |
Способ формирования многоуровневых медных межсоединений интегральных микросхем с использованием вольфрамовой жесткой маски
|
RU2548523C1
(ru)
*
|
2013-12-17 |
2015-04-20 |
Акционерное общество "Научно-исследовательский институт молекулярной электроники (АО "НИИМЭ") |
Способ изготовления многоуровневой медной металлизации с ультранизким значением диэлектрической постоянной внутриуровневой изоляции
|
US8980727B1
(en)
*
|
2014-05-07 |
2015-03-17 |
Applied Materials, Inc. |
Substrate patterning using hybrid laser scribing and plasma etching processing schemes
|
US9543248B2
(en)
|
2015-01-21 |
2017-01-10 |
Qualcomm Incorporated |
Integrated circuit devices and methods
|
US10510657B2
(en)
|
2017-09-26 |
2019-12-17 |
Taiwan Semiconductor Manufacturing Co., Ltd. |
Semiconductor device with interconnecting structure and method for manufacturing the same
|
JP2019160922A
(ja)
|
2018-03-09 |
2019-09-19 |
東芝メモリ株式会社 |
半導体装置
|
US10644099B1
(en)
|
2018-10-24 |
2020-05-05 |
Globalfoundries Inc. |
Three-dimensional (3D) metal-insulator-metal capacitor (MIMCAP) and method
|
US11088068B2
(en)
*
|
2019-04-29 |
2021-08-10 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Semiconductor packages and methods of manufacturing the same
|