DE602005023039D1 - Mehrschichtiges substrat mit elektronischer komponente des chiptyps und herstellungsverfahren dafür - Google Patents

Mehrschichtiges substrat mit elektronischer komponente des chiptyps und herstellungsverfahren dafür

Info

Publication number
DE602005023039D1
DE602005023039D1 DE602005023039T DE602005023039T DE602005023039D1 DE 602005023039 D1 DE602005023039 D1 DE 602005023039D1 DE 602005023039 T DE602005023039 T DE 602005023039T DE 602005023039 T DE602005023039 T DE 602005023039T DE 602005023039 D1 DE602005023039 D1 DE 602005023039D1
Authority
DE
Germany
Prior art keywords
electronic component
type electronic
chip
multilayer substrate
sintered plate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
DE602005023039T
Other languages
English (en)
Inventor
Osamu Chikagawa
Norio Sakai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Murata Manufacturing Co Ltd
Original Assignee
Murata Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Murata Manufacturing Co Ltd filed Critical Murata Manufacturing Co Ltd
Publication of DE602005023039D1 publication Critical patent/DE602005023039D1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/182Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
    • H05K1/185Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
    • H05K1/186Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit manufactured by mounting on or connecting to patterned circuits before or during embedding
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19105Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/0306Inorganic insulating substrates, e.g. ceramic, glass
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10636Leadless chip, e.g. chip capacitor or resistor
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038Through-connections; Vertical interconnect access [VIA] connections
    • H05K3/4053Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques
    • H05K3/4061Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques for via connections in inorganic insulating substrates
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4611Manufacturing multilayer circuits by laminating two or more circuit boards
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4611Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4626Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials
    • H05K3/4629Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials laminating inorganic sheets comprising printed circuits, e.g. green ceramic sheets
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913Assembling to base an electrical component, e.g., capacitor, etc.
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49133Assembling to base an electrical component, e.g., capacitor, etc. with component orienting
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49146Assembling to base an electrical component, e.g., capacitor, etc. with encapsulating, e.g., potting, etc.
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155Manufacturing circuit on or in base
    • Y10T29/49163Manufacturing circuit on or in base with sintering of base

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Capacitors (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
DE602005023039T 2004-10-29 2005-10-20 Mehrschichtiges substrat mit elektronischer komponente des chiptyps und herstellungsverfahren dafür Active DE602005023039D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2004317313 2004-10-29
PCT/JP2005/019286 WO2006046461A1 (ja) 2004-10-29 2005-10-20 チップ型電子部品を内蔵した多層基板及びその製造方法

Publications (1)

Publication Number Publication Date
DE602005023039D1 true DE602005023039D1 (de) 2010-09-30

Family

ID=36227701

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602005023039T Active DE602005023039D1 (de) 2004-10-29 2005-10-20 Mehrschichtiges substrat mit elektronischer komponente des chiptyps und herstellungsverfahren dafür

Country Status (8)

Country Link
US (2) US7750247B2 (de)
EP (1) EP1806957B1 (de)
JP (1) JP4254860B2 (de)
KR (1) KR100837147B1 (de)
CN (1) CN1906986B (de)
AT (1) ATE478545T1 (de)
DE (1) DE602005023039D1 (de)
WO (1) WO2006046461A1 (de)

Families Citing this family (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101049058B (zh) * 2004-10-29 2012-10-10 株式会社村田制作所 陶瓷多层基板及其制造方法
US7342308B2 (en) 2005-12-20 2008-03-11 Atmel Corporation Component stacking for integrated circuit electronic package
US8623737B2 (en) * 2006-03-31 2014-01-07 Intel Corporation Sol-gel and mask patterning for thin-film capacitor fabrication, thin-film capacitors fabricated thereby, and systems containing same
WO2008029847A1 (fr) * 2006-09-06 2008-03-13 Tokuyama Corporation Procédé de fabrication de substrat céramique et substrat céramique
JP2009147115A (ja) * 2007-12-14 2009-07-02 Rohm Co Ltd モジュール基板
JP2009295828A (ja) * 2008-06-06 2009-12-17 Panasonic Corp 電子部品
DE102008036837A1 (de) * 2008-08-07 2010-02-18 Epcos Ag Sensorvorrichtung und Verfahren zur Herstellung
JP2010183042A (ja) * 2009-02-09 2010-08-19 Sony Corp 配線基板
US20100276188A1 (en) * 2009-05-04 2010-11-04 Russell James V Method and apparatus for improving power gain and loss for interconect configurations
EP2478751A4 (de) * 2009-09-15 2013-01-23 R & D Circuits Inc Eingebettete komponenten in einer zwischenkarte für verbesserte stromgewinnung (-verteilung) und verminderten stromverlust (-abschwächung) in einer vernetzungskonfiguration
CN102986314B (zh) * 2010-07-06 2016-10-12 株式会社藤仓 层叠配线基板及其制造方法
US9241408B2 (en) * 2010-12-28 2016-01-19 Murata Manufacturing Co., Ltd. Electronic component
US8674235B2 (en) * 2011-06-06 2014-03-18 Intel Corporation Microelectronic substrate for alternate package functionality
US20130044448A1 (en) * 2011-08-18 2013-02-21 Biotronik Se & Co. Kg Method for Mounting a Component to an Electric Circuit Board, Electric Circuit Board and Electric Circuit Board Arrangement
JP5715009B2 (ja) 2011-08-31 2015-05-07 日本特殊陶業株式会社 部品内蔵配線基板及びその製造方法
DE102011088256A1 (de) * 2011-12-12 2013-06-13 Zf Friedrichshafen Ag Multilayer-Leiterplatte sowie Anordnung mit einer solchen
KR20130097481A (ko) * 2012-02-24 2013-09-03 삼성전자주식회사 인쇄회로기판(pcb) 및 그 pcb를 포함한 메모리 모듈
US20130229777A1 (en) * 2012-03-01 2013-09-05 Infineon Technologies Ag Chip arrangements and methods for forming a chip arrangement
JP5285819B1 (ja) * 2012-11-07 2013-09-11 太陽誘電株式会社 電子回路モジュール
JP6136061B2 (ja) * 2012-12-13 2017-05-31 株式会社村田製作所 半導体装置
JP2014192321A (ja) * 2013-03-27 2014-10-06 Ibiden Co Ltd 電子部品内蔵配線板およびその製造方法
US9190389B2 (en) 2013-07-26 2015-11-17 Infineon Technologies Ag Chip package with passives
US9070568B2 (en) * 2013-07-26 2015-06-30 Infineon Technologies Ag Chip package with embedded passive component
WO2015156021A1 (ja) * 2014-04-10 2015-10-15 株式会社村田製作所 部品内蔵基板
DE102014112678A1 (de) 2014-09-03 2016-03-03 Epcos Ag Elektrisches Bauelement, Bauelementanordnung und Verfahren zur Herstellung eines elektrischen Bauelements sowie einer Bauelementanordnung
WO2016038094A1 (de) * 2014-09-09 2016-03-17 Ceramtec Gmbh Mehrlagenkühler
US10062838B2 (en) 2015-03-31 2018-08-28 Taiwan Semiconductor Manufacturing Company, Ltd. Co-fired passive integrated circuit devices
JP6423313B2 (ja) * 2015-05-26 2018-11-14 新光電気工業株式会社 電子部品内蔵基板及びその製造方法と電子装置
JP2017028024A (ja) * 2015-07-17 2017-02-02 富士通株式会社 部品搭載基板、部品内蔵基板、部品搭載基板の製造方法および部品内蔵基板の製造方法
JP7019946B2 (ja) * 2016-12-05 2022-02-16 株式会社村田製作所 積層コンデンサ内蔵基板
US11375619B2 (en) 2019-09-24 2022-06-28 Hongqisheng Precision Electronics (Qinhuangdao) Co., Ltd. Method for manufacturing a packaging structure
CN114762105A (zh) 2020-01-17 2022-07-15 凯米特电子公司 用于高密度电子器件的部件组件和嵌入
EP4100975A1 (de) 2020-02-03 2022-12-14 Kemet Electronics Corporation Struktureller leiterrahmen
CN218587412U (zh) * 2020-04-07 2023-03-07 株式会社村田制作所 多层基板
TWI731745B (zh) * 2020-07-15 2021-06-21 欣興電子股份有限公司 內埋式元件結構及其製造方法
US20220279655A1 (en) * 2020-11-10 2022-09-01 HongQiSheng Precision Electronics (QinHuangDao) Co.,Ltd. Packaging structure

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0632378B2 (ja) 1985-06-14 1994-04-27 株式会社村田製作所 電子部品内蔵多層セラミック基板
GB2197540B (en) * 1986-11-12 1991-04-17 Murata Manufacturing Co A circuit structure.
JPH11220261A (ja) * 1998-02-02 1999-08-10 Sumitomo Metal Electronics Devices Inc コンデンサ内蔵セラミック多層基板
JP2000151104A (ja) 1998-11-11 2000-05-30 Sony Corp 多層基板
US6470545B1 (en) * 1999-09-15 2002-10-29 National Semiconductor Corporation Method of making an embedded green multi-layer ceramic chip capacitor in a low-temperature co-fired ceramic (LTCC) substrate
JP3472523B2 (ja) 2000-02-29 2003-12-02 京セラ株式会社 電気素子内蔵配線基板
KR100463092B1 (ko) * 2000-06-27 2004-12-23 마츠시타 덴끼 산교 가부시키가이샤 세라믹 적층 소자
JP3593964B2 (ja) 2000-09-07 2004-11-24 株式会社村田製作所 多層セラミック基板およびその製造方法
JP3669255B2 (ja) * 2000-09-19 2005-07-06 株式会社村田製作所 セラミック多層基板の製造方法および未焼成セラミック積層体
JP4903320B2 (ja) * 2001-07-27 2012-03-28 京セラ株式会社 電子素子付配線基板の製造方法
JP4530605B2 (ja) * 2002-02-25 2010-08-25 京セラ株式会社 コンデンサ素子内蔵多層配線基板
JP4089273B2 (ja) 2002-04-18 2008-05-28 ソニー株式会社 部品内蔵基板の製造方法
JP3961362B2 (ja) 2002-07-22 2007-08-22 京セラ株式会社 電子素子内蔵多層配線基板
US6686665B1 (en) * 2002-09-04 2004-02-03 Zeevo, Inc. Solder pad structure for low temperature co-fired ceramic package and method for making the same
JP4279090B2 (ja) 2003-08-27 2009-06-17 大日本印刷株式会社 部品内蔵配線板の製造方法、部品内蔵配線板
KR100506731B1 (ko) * 2002-12-24 2005-08-08 삼성전기주식회사 저온 소성 유전체 조성물, 적층 세라믹 커패시터 및세라믹 전자부품
JP2004296574A (ja) 2003-03-26 2004-10-21 Kyocera Corp 電子素子内蔵多層配線基板
KR100598275B1 (ko) * 2004-09-15 2006-07-10 삼성전기주식회사 수동소자 내장형 인쇄회로기판 및 그 제조 방법

Also Published As

Publication number Publication date
CN1906986B (zh) 2010-05-12
KR20070041421A (ko) 2007-04-18
WO2006046461A1 (ja) 2006-05-04
EP1806957A4 (de) 2008-12-31
JP4254860B2 (ja) 2009-04-15
CN1906986A (zh) 2007-01-31
US20100212152A1 (en) 2010-08-26
US20070158101A1 (en) 2007-07-12
KR100837147B1 (ko) 2008-06-11
US7750247B2 (en) 2010-07-06
ATE478545T1 (de) 2010-09-15
US8720050B2 (en) 2014-05-13
EP1806957B1 (de) 2010-08-18
EP1806957A1 (de) 2007-07-11
JPWO2006046461A1 (ja) 2008-05-22

Similar Documents

Publication Publication Date Title
DE602005023039D1 (de) Mehrschichtiges substrat mit elektronischer komponente des chiptyps und herstellungsverfahren dafür
KR100674842B1 (ko) 기판 내장용 적층형 칩 커패시터를 구비하는 인쇄회로 기판
TW200642554A (en) Multilayer circuit board with embedded components and method of manufacture
US9295158B2 (en) Method of manufacturing printed circuit board having electronic component embedded
EP1739747A3 (de) Halbleiterchip und Verfahren zur Herstellung
EP1951015A4 (de) Leiterplatte und verfahren zur herstellung einer leiterplatte
DE60128145D1 (de) Elektronischer aufbau mit substrat und eingebettetem kondensator und herstellungsverfahren
JP2005517287A5 (de)
TW200509368A (en) Circuit module and manufacturing method thereof
SG170113A1 (en) Integrated circuit package with open substrate
EP1592061A3 (de) Mehrlagensubstrat mit internen Komponenten
EP1724832A3 (de) Mehrschichtiges Modul gebildet aus aufeinander gestapelten Modulen und dessen Herstellungsverfahren
TW200603369A (en) Wiring substrate and manufacturing method thereof
TW200704330A (en) Electronic board, method of manufacturing the same, and electronic device
TW200420203A (en) Multilayer board and its manufacturing method
JP4329762B2 (ja) チップ型電子部品内蔵型多層基板
TW200504820A (en) Method of forming multilayer interconnection structure, method of manufacturing circuit board, and method of manufacturing device
MY128174A (en) Thin film capacitor and thin film electronic component and method for manufacturing the same.
TW200705483A (en) A multi layer electronic element and multi layer ceramic capacitor
EP1776002A4 (de) Hybrides elektronisches bauteil und verfahren zu seiner herstellung
CN107211548B (zh) 层叠电路基板的形成方法以及由此形成的层叠电路基板
TW200611620A (en) A manufacturing method of a multi-layer circuit board with embedded passive components
TW200618707A (en) Multi-layer printed circuit board layout and manufacturing method thereof
TW200603701A (en) A manufacturing method of a multi-layer circuit board with embedded passive passive components
KR101147343B1 (ko) 복수의 소자가 내장된 집적 인쇄회로기판 및 그 제조 방법