CN112997147A - 实施于存储器中的向量寄存器 - Google Patents

实施于存储器中的向量寄存器 Download PDF

Info

Publication number
CN112997147A
CN112997147A CN201980073577.6A CN201980073577A CN112997147A CN 112997147 A CN112997147 A CN 112997147A CN 201980073577 A CN201980073577 A CN 201980073577A CN 112997147 A CN112997147 A CN 112997147A
Authority
CN
China
Prior art keywords
vector
register
memory
array
mapping
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201980073577.6A
Other languages
English (en)
Other versions
CN112997147B (zh
Inventor
T·P·芬克拜纳
T·D·拉森
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Publication of CN112997147A publication Critical patent/CN112997147A/zh
Application granted granted Critical
Publication of CN112997147B publication Critical patent/CN112997147B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/3012—Organisation of register space, e.g. banked or distributed register file
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/023—Free address space management
    • G06F12/0238—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
    • G06F12/0246—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory in block erasable memory, e.g. flash memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7807—System on chip, i.e. computer system on a single chip; System in package, i.e. computer system on one or more chips in a single package
    • G06F15/7821—Tightly coupled to memory, e.g. computational memory, smart memory, processor in memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8053—Vector processors
    • G06F15/8076—Details on data register access
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30101—Special purpose registers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30105—Register structure
    • G06F9/30109—Register structure having multiple operands in a single register
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/3012—Organisation of register space, e.g. banked or distributed register file
    • G06F9/3013—Organisation of register space, e.g. banked or distributed register file according to data content, e.g. floating-point registers, address registers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • G06F9/35—Indirect addressing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/20—Employing a main memory using a specific memory technology
    • G06F2212/202—Non-volatile memory
    • G06F2212/2022—Flash memory
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Complex Calculations (AREA)
  • Dram (AREA)

Abstract

本发明提供与在存储器中实施向量寄存器相关的***和方法。用于在存储器中实施向量寄存器的存储器***可包含存储器单元阵列，其中所述阵列中的多个行充当由指令集架构定义的多个向量寄存器。用于在存储器中实施向量寄存器的所述存储器***还可包含被配置成进行以下操作的处理资源：响应于接收到对特定向量寄存器执行特定向量操作的命令，存取所述阵列的充当所述特定寄存器的特定行以执行所述向量操作。

Description

实施于存储器中的向量寄存器
技术领域
本公开大体上涉及存储器，且更具体地说，涉及与实施于存储器中的向量寄存器相关联的设备和方法。
背景技术
存储器装置通常提供为计算机或其它电子装置中的内部半导体集成电路。存在许多不同类型的存储器，包含易失性和非易失性存储器。易失性存储器可需要电力来维持其数据，且包含随机存取存储器(RAM)、动态随机存取存储器(DRAM)和同步动态随机存取存储器(SDRAM)等等。非易失性存储器可通过当未被供电时保持所存储的数据而提供持久的数据，且可包含NAND快闪存储器、NOR快闪存储器、只读存储器(ROM)、电可擦除可编程ROM(EEPROM)、可擦除可编程ROM(EPROM)及电阻可变存储器，例如相变随机存取存储器(PCRAM)、电阻性随机存取存储器(RRAM)及磁阻随机存取存储器(MRAM)等等。
还利用存储器作为易失性和非易失性数据存储装置以用于广泛范围的电子应用。非易失性存储器可用于例如个人计算机、便携式内存条(memory stick)、数码相机、蜂窝电话、便携式音乐播放器例如MP3播放器、影片播放器和其它电子装置。存储器单元可布置成阵列，其中阵列在存储器装置中使用。
各种计算***包含耦合到存储器(例如，存储器***)的数个处理资源，所述存储器与执行一组指令(例如，程序、应用程序等)相关联地被访问。数种处理资源可存取存储于存储器中的数据。
附图说明
图1是根据本公开的数个实施例的包含存储器***并且能够映射实施于存储器单元阵列中的寄存器的计算***的框图。
图2是根据本公开的数个实施例的能够映射实施于存储器单元阵列中的寄存器的存储器组的框图。
图3是根据本公开的数个实施例的映射寄存器到向量寄存器的映射的框图。
具体实施方式
本公开包含与映射实施于存储器单元阵列中的寄存器相关的设备和方法。实例***可包含存储器单元阵列，其中所述阵列中的多个行充当如由指令集架构定义的多个向量寄存器。实例***还可包含处理资源，其被配置成响应于接收到对特定向量寄存器执行特定向量操作的命令，存取所述阵列的充当特定寄存器的特定行以执行向量操作。
计算***可包含与主机和/或例如中央处理单元(CPU)的处理资源对应的寄存器。寄存器存储数据以与从存储器检索数据的情况相比以较小持续时间满足对数据的请求。举例来说，与用以从存储器存取数据的时间相比，处理资源可在较小持续时间内存取存储于处理资源本地的寄存器中的数据。从存储器装置存取数据可包含通过总线传送数据，这与从寄存器检索数据相比可增加用以检索数据的持续时间，其中所述总线将存取数据的处理资源耦合到存储器装置。与从例如动态随机存取存储器(DRAM)阵列的存储器资源检索数据相比，可更快速地从寄存器检索数据。因而，实施处理资源本地的寄存器可为有利的。
实施处理资源本地的寄存器可包含将数据从存储器阵列移动到寄存器。与利用存储器阵列本身作为寄存器相比，将数据从所述阵列移动到寄存器可花费更长时间。实施处理资源本地的寄存器也可增加制造处理资源的成本。
在数个实例中，阵列的行可充当相应寄存器，这可提供例如减小阵列外部寄存器制造成本的益处和/或可通过减少与在阵列和外部寄存器之间移动数据相关联的时间来改进***操作。举例来说，存储器装置的阵列中的特定存储器单元行可用作相应向量寄存器。每一行可映射到特定向量寄存器。所述映射可在具有或不具有映射寄存器的情况下执行。
存储器装置本地的处理资源或存储器装置外部的处理资源可利用向量寄存器存取数据。举例来说，存储器装置本地的处理资源可为存储器中处理(PIM)处理资源、组控制器和/或应用程序处理器。
在本文中所描述的实例中，存储器资源外部的处理资源和存储器资源本地的处理资源可共享同一指令集。举例来说，外部处理资源和内部处理资源可共享指令集架构(ISA)。共享ISA为外部处理资源提供将外部处理资源本身可执行的指令提供给内部处理资源的能力。使用映射寄存器实施阵列中的向量寄存器有助于共享指令集的使用，条件是外部处理资源和/或内部处理资源两者均可使用有限映射寄存器集执行对寄存器引用而不会增加实施存储器***中的寄存器的成本。
在一些实例中，可在不使用映射寄存器的情况下实施向量寄存器。向量寄存器和阵列的行之间的映射可硬译码到存储器装置中。硬译码映射可将向量寄存器映射到行而不提供将向量寄存器重新指配给不同行的能力。
在本公开的以下详细描述中，参考形成本公开的一部分的附图，并且在附图中通过图示的方式示出可以如何实践本公开的多个实施例。足够详细地描述这些实施例以使得所属领域的一般技术人员能够实践本公开的实施例，且应理解，可利用其它实施例且可在不脱离本公开的范围的情况下进行工艺、电气和/或结构改变。如本文所使用，指定符“N”指示如此指定的多个特定特征可以包含在本公开的若干实施例中。
如本文中所使用，“若干”某物可指此类事物中的一或多个。举例来说，数个存储器装置可指一或多个存储器装置。“多个”某物意指两个或更多个。另外，如本文中所使用的例如“N”的指定符，尤其相对于图式中的附图标记，指示如此指定的若干特定特征可与本公开的若干实施例一起包含。
本文中的图遵循编号定则，其中第一的一或多个数字对应于图号，且剩余的数字标识图式中的元件或组件。可通过使用类似数字来标识不同图之间的类似元件或组件。如应了解，可添加、交换和/或去除本文中的各种实施例中展示的元件，从而提供本公开的多个额外实施例。另外，图中所提供的元件的比例和相对比例既定说明本公开的各种实施例，并且不会以限制性意义来使用。
图1是根据本公开的数个实施例的包含存储器***116并且能够映射实施于存储器单元阵列中的寄存器的计算***100的框图。计算***100包含主机103和存储器***116。主机103包含处理资源102，以及其它可能装置，例如寄存器(未示出)。存储器***116包含映射寄存器106、处理资源108和存储器阵列110，以及其它可能的装置。
如本文中所使用，“设备”可以指但不限于多种结构或结构组合，例如电路或电路***、裸片或一或多个裸片、一或多个装置，或一或多个***。举例来说，***100、处理资源102、映射寄存器106、处理资源108、存储器阵列110和/或存储器***116可单独地被称作“设备”。
存储器***116包含数个存储器装置，示出了其中的一个。存储器装置可包括数个物理存储器“芯片”或裸片，其可各自包含数个存储器单元阵列(例如，组)和与存取阵列(例如，从阵列读取数据和将数据写入到阵列)相关联的对应支持电路***(例如，地址电路***、I/O电路***、控制电路***、读取/写入电路***等)。作为实例，存储器装置可包含数个DRAM装置、SRAM装置、PCRAM装置、RRAM装置、FeRAM、相变存储器、3DXP和/或快闪存储器装置。存储器装置也可包括单一物理存储器“芯片”或裸片，其可包含数个存储器单元阵列(例如，组)和与存取阵列(例如，从阵列读取数据和将数据写入到阵列)相关联的对应支持电路***(例如，地址电路***、I/O电路***、控制电路***、读取/写入电路***等)。在数个实施例中，存储器***116可充当用于计算***的主存储器。
在此实例中，计算***100包含经由总线105耦合到存储器***116的主机103。计算***100可为手提式计算机、个人计算机、数码相机、数字记录和重放装置、移动电话、PDA、存储卡读卡器、接口集线器、传感器、具物联网(IoT)功能的装置，以及其它***，且处理资源102可为能够经由处理资源108存取阵列的数个处理资源(例如，一或多个处理器)。主机103可负责执行操作***(OS)和/或可(例如，从存储器***116和/或处理资源108)加载到其上的各种应用程序。
处理资源108还可包含状态机、定序器和/或某一其它类型的控制电路***，其可以耦合到印刷电路板的专用集成电路(ASIC)的形式实施。处理资源108可为控制器，例如组控制器。在一些实例中，组控制器可使用映射寄存器106对存储于阵列110中的数据执行向量操作。向量操作可从主机103接收和/或可从阵列110检索。组控制器可执行多种类型的操作，包含向量操作、读取操作和写入操作，以及其它类型的操作。
在一些情况下，主机103和/或处理资源108可为应用程序处理器。应用程序处理器可与存储器***116处于同一存储器裸片上。
在一些实例中，存储器装置116可为能够执行处理的PIM装置。作为由处理资源102执行的处理的补充或代替，PIM装置可执行处理。举例来说，存储器装置116可包含如图2所示的阵列110的感测电路***中的处理资源。PIM装置可在无需将数据移动出阵列110和/或感测电路***的情况下执行处理功能。
如本文中所使用，向量操作包含使用多个值执行的操作。举例来说，向量加法操作可使用多个数据值并行地执行多个加法操作。举例来说，向量加法操作可包含第一加法操作和第二加法操作。可使用第一数据值和第二数据值执行第一加法操作，同时可使用第三数据值和第四数据值执行第二加法操作。向量操作不受限于加法操作和/或减法操作，而是可包含逻辑操作，包含加法操作、减法操作、乘法操作、除法操作和/或逆操作，以及其它类型的逻辑操作。逻辑操作还可包含逐位操作，包含合取(conjunction)操作(例如，AND操作)和/或分离(disjunction)操作(例如，OR操作)，以及其它逐位操作。
如本文中所使用，值(例如，数据值)可包含一或多个位的分组。多个值可组合成向量。举例来说，数据向量可包含513个值，其中利用32位定义所述513个值中的每一个。在一些实例中，值向量可为多个值到单一向量分组。
读取和写入操作可用以操控存储于阵列110中的数据。举例来说，读取操作可将数据从阵列110传送到处理资源102和/或108。写入操作可存储处理资源102和/或108接收到的数据，其中所述数据存储于阵列110中。
处理资源108可利用存储于存储器阵列110中的数据在向量寄存器中执行逻辑操作和/或向量操作。举例来说，处理资源102可通过总线105将指令提供给处理资源108。所述指令可标识将通过引用存储向量数据的一或多个向量寄存器执行的逻辑操作。向量寄存器可包括阵列110的多个存储器单元。
映射寄存器106可将存储器单元映射到向量寄存器的标识(ID)，使得对向量寄存器的引用可解算到阵列110的存储器单元。在一些实例中，逻辑操作可引用存储数据的向量寄存器。举例来说，逻辑操作可为加法操作，其使用第一寄存器标识符和第二寄存器标识符引用第一向量寄存器和第二向量寄存器。可利用映射寄存器106m、第一寄存器标识符和/或第二寄存器标识符解算对寄存器的引用。举例来说，第一寄存器可通过第一寄存器标识符与第一映射寄存器相关联，且第二寄存器可通过第二寄存器标识符与第二映射寄存器相关联。
第一映射寄存器可存储阵列110的第一存储器地址，所述第一存储器地址标识存储器单元的存储第一向量值的第一行。存储器单元行可包含共同耦合到存储器阵列110的存取线的多个存储器单元。第二映射寄存器可存储阵列110的第二存储器地址，所述第二存储器地址标识存储器单元的存储第二向量值的第二行。
处理资源108可利用从映射寄存器106检索的第一存储器地址和第二存储器地址检索第一值和第二值。处理资源108可利用第一值和第二值执行加法操作。
在一些实例中，处理资源102可提供将存储于存储器***116的向量寄存器中的向量数据。向量数据可经由可包括例如采用适当协议的物理接口(例如总线(例如，总线105))的接口在主机103和存储器***116之间进行传送。此类协议可为自定义的或专用的。总线105可采用标准化协议，例如***组件互连高速(PCIe)、Gen-Z、CCIX等。作为实例，总线105可包括用于相应地址、命令和数据信号的组合地址、命令和数据总线或单独总线。
与存储于和处理资源102对应的寄存器中的位数量相比，映射寄存器106可存储较少位数。映射寄存器106可存储与阵列110对应的存储器地址。在一些实例中，存储于映射寄存器106中的存储器地址可标识单个存储器单元或多个存储器单元。举例来说，映射寄存器106可利用16位存储存储器地址。不过，映射寄存器106可利用更多或更少位存储存储器地址。
映射寄存器106可与向量寄存器ID相关联。举例来说，第一映射寄存器可存储存储器地址并且可与向量寄存器ID相关联。映射寄存器106可将向量寄存器ID乃至向量寄存器映射到阵列110的存储器单元。向量寄存器到存储器单元的映射提供对作为向量寄存器的存储器单元的存取，且不会带来单独地实施存储器单元和向量寄存器的附加费用。
在一些实例中，映射寄存器106可包括单个映射寄存器或多个映射寄存器。在利用单个映射寄存器的个例中，映射寄存器可存储存储器单元的地址，所述存储器单元存储向量数据。处理资源108可从映射寄存器提取第一存储器地址。处理资源108可从具有第一存储器地址的第一存储器单元群组提取向量数据。处理资源108接着可利用向量数据执行向量操作。
处理资源108可被配置成执行逻辑操作和/或向量操作。处理资源可被配置成例如利用处理资源108实施的核心能力的扩展执行向量操作。
图2是根据本公开的数个实施例的能够映射实施于存储器单元阵列中的寄存器的存储器组220的框图。存储器组220包含处理资源208、映射寄存器206和存储器阵列210。映射寄存器206、处理资源208和存储器阵列210类似于图1中的映射寄存器106、处理资源108和存储器阵列110。
在此实例中，存储器阵列210是一个晶体管一个电容器(1T1C)存储器单元270-0、……、270-M、271-0、……、271-M、272-0、……、272-M、273-0、……、273-M、……、27N-0、……、27N-M(例如，被称为存储器单元270)的DRAM阵列，所述存储器单元各自包括存取装置224(例如，晶体管)和存储元件226(例如，电容器)。
在数个实施例中，存储器单元270是破坏性读取存储器单元(例如，读取存储于单元中的数据会破坏数据，使得最初存储于单元中的数据在读取之后被刷新)。存储器单元270也可为非破坏性读取存储器单元(例如，读取存储于单元中的数据不会破坏数据)。因而，存储器单元270可为易失性或非易失性存储器单元。
存储器单元270布置于通过存取线228-0(行0)、228-1(行1)、228-2(行2)、228-3(行3)、……、228-N(行N)(例如，统称为存取线228)耦合的行和感测线(例如，数字线)222-0(D)、222-1(D_)、222-M(D)、222-M+1(D_)(例如，统称为感测线222)耦合的列中。在数个实施例中，阵列210可包含耦合到单独电路***的地址空间。
存取线在本文中可以被称为字线或选择线。感测线在本文中可以被称为数字线或数据线。
在此实例中，单元的每一列与例如互补感测线222-0(D)和222-1(D_)的互补感测线对相关联。图2中所说明的结构可用于提供多个互补感测线222、存取线228和/或存储器单元270。虽然图2中仅说明存储器单元270的四个列，但实施例不限于此。举例来说，特定阵列可具有数个单元列和/或感测线(例如，4,096、8,192、16,384等)。在图2中，存储器单元270-0到27N-0耦合到感测线222-0。虽然存储器单元27N-0示出个位上的变量N，但应理解，存储器单元27N-0可为大于270-0的任何数目。特定单元晶体管224的栅极耦合到来自存取线228-0到228-N(例如，统称为存取线228)中的与其对应的存取线，第一源极/漏极区耦合到其对应的感测线222-0，且特定单元晶体管的第二源极/漏极区耦合到其对应的电容器(例如，电容器226)。虽然在图2中未说明，但感测线222-1和222-M+1也可具有耦合到其上的存储器单元。
在数个实例中，耦合到感测线222-0的存储器单元270可存储位。所述位可表示值和/或数个值的逻辑表示。举例来说，第一值可由可沿着存取线228-0存储于存储器单元270-0、存储器单元270-1和存储器单元270-2中的三个位向量表示。在数个实例中，位向量可由比图2中的论述那些位更多或更少的位表示。其它实例位向量可由4位向量、8位向量、16位向量和/或32位向量以及其它位向量尺寸表示。在数个实例中，相较于沿着感测线222竖直存储，值的每一位向量表示可沿着存取线228水平地存储。
在一些情况下，可并行激活耦合到存取线228-0和数个感测线(例如，感测线222-0到感测线222-M+1)的存储器单元。此外，也可并行激活存储器单元270-0、存储器单元270-1、存储器单元270-2、存储器单元270-3。在数个实例中，可与并行激活数个存储器单元并行地激活独立地定址的存取线228和/或感测线222。
存储器阵列210也可包括感测组件230-1到230-M，其通常可被称为感测组件230。感测组件230也可被称作感测电路***。图2还示出耦合到存储器阵列210的感测组件230。感测组件230-0耦合到与存储器单元的特定列对应的互补感测线D、D_，且感测组件230-M耦合到互补感测线。感测组件230可操作以确定存储于所选单元(例如，存储器单元270)中的状态(例如，逻辑数据值)。实施例不限于给定感测放大器架构或类型。举例来说，根据本文中所描述的数个实施例，感测电路***可包含电流模式感测放大器和/或单端感测放大器(例如，耦合到一个感测线的感测放大器)。感测电路***还可包含计算组件。举例来说，感测电路***230可包含感测放大器和计算组件以使得感测组件230中的每一个可充当处理资源的1位处理元件。
感测组件230-0的感测放大器可包括第一锁存器，且感测组件230-0的计算组件可包括第二锁存器。第一锁存器和第二锁存器可用以执行包含向量操作的逻辑操作。处理资源可为控制器且感测组件230可充当对向量寄存器执行向量操作的处理资源。
在数个实例中，处理资源208可从例如向量寄存器等寄存器接收存取数据的命令。所述命令可从主机本地和/或组220外部的处理资源接收。所述命令可指示处理资源208起始数个逻辑操作的执行。将执行的特定逻辑操作可存储于存储器阵列中和/或可由主机提供。
处理资源208可标识与向量寄存器对应的映射寄存器。在一些实例中，处理资源208可利用向量寄存器的ID来标识映射寄存器。举例来说，映射寄存器206中的每一个可与不同向量寄存器ID相关联。处理资源208可存储将向量寄存器ID映射到映射寄存器206的表。在一些实例中，向量寄存器ID和映射寄存器206之间的映射可存储于阵列210中。
在其它实例中，处理资源208可基于默认设置标识映射寄存器。举例来说，每当接收到命令，处理资源208可标识相同映射寄存器。默认映射寄存器可存储与存储用作向量操作中的操作数的向量数据的多个存储器单元对应的存储器地址。
处理资源208可从映射寄存器检索存储器地址，其中所述地址从阵列标识存储器单元行且其中所述存储器单元行耦合到多个感测线和存取线(例如，选择线)。举例来说，处理资源208可检索与存储器单元270-0到270-M对应的存储器地址。存储器地址可通过例如提供基本存储器地址和偏移量来标识存储器地址范围。存储器地址也可例如通过标识与存储器单元270-1到270-M耦合的行0和/或存取线228-0来标识存储器地址行。如本文中所使用，行的使用不意在标识物理取向，而是标识组织取向，使得行和/或存储器单元行标识与特定存取线耦合的存储器单元。
处理资源208接着可使用存储器地址从存储器单元阵列检索数据。举例来说，处理资源可使用从映射寄存器206检索的存储器地址从存储器单元270-0到270-M检索向量数据。
利用映射寄存器206将给定寄存器映射到存储器阵列210的存储器单元提供利用存储器单元作为例如向量寄存器的寄存器的能力。所述映射允许存储器阵列210实施多个寄存器。所述映射通过映射到额外地址或更少地址，另外提供按需要产生和删除寄存器的能力。不过在一些实例中，可通过ISA固定寄存器的数量。
映射到存储器单元另外提供在不会在利用存储器阵列210实施的向量寄存器之间物理上移动数据的情况下移动数据的能力。举例来说，如果向量数据存储于在存储器阵列210的第一行(例如，行0)中实施的第一寄存器中并且如果利用向量数据执行向量操作的结果存储于存储器阵列210的第二行(例如，行1)中，那么可通过将存储于映射寄存器中的与第一行对应的第一存储器地址替换为与第二行对应的第二存储器地址，将向量操作的执行结果从第一向量寄存器移动到第二向量寄存器。也就是说，所述结果不必从一个存储器单元群组移动到不同的存储器单元群组以将所述结果从一个向量寄存器移动到不同的向量寄存器。向量操作的结果可一次性地存储于存储器单元群组中，且可通过将与存储器单元群组对应的地址存储于映射寄存器中来操控所述地址以“移动”所述结果。
映射寄存器206提供存储器单元到向量寄存器的映射。在图3中提供实例映射。
响应于执行向量操作，处理资源208可例如通过接收存储向量数据的下一向量寄存器的ID来执行另外的向量操作。主机可提供额外向量命令和/或可标识阵列210中存储向量命令的位置。
在一些实例中，处理资源208可存取向量数据以执行非向量操作。举例来说，作为读取操作和/或写入操作的部分，可存取向量数据。
图3是根据本公开的数个实施例的映射寄存器到向量寄存器的映射的框图。图3包含存储器阵列310。图3还包含向量寄存器ID 332-1、……和332-32(被称为向量寄存器ID332)，以及映射寄存器306-1、……、306-32(被称为映射寄存器306)。举例来说，可从逻辑操作，直接从组外部的处理资源，和/或从阵列310获得向量寄存器ID。在一些实例中，向量寄存器ID可包含由ISA定义的向量地址。
在一些实例中，在向量寄存器ID 332和映射寄存器306之间可存在一对一相关性。举例来说，向量寄存器ID 332-1可映射到映射寄存器306-1，向量寄存器ID 332-2可映射到映射寄存器306-2，向量寄存器ID 332-3可映射到映射寄存器306-3，……，向量寄存器ID332-30可映射到映射寄存器306-30，向量寄存器ID 332-31可映射到映射寄存器306-31，且向量寄存器ID 332-32可映射到映射寄存器306-32。在图3中提供的实例描述三十二个向量寄存器和三十二个向量寄存器ID。然而，向量寄存器和/或向量寄存器ID不应限于三十二个，而是可包含更多或更少向量寄存器和/或向量寄存器ID。
在其它实例中，多个向量寄存器ID可映射到单个映射寄存器或向量寄存器ID可能不映射到映射寄存器306中的一个。向量寄存器ID到映射寄存器的映射可提供使ISA适用于实施于存储器阵列310中的向量寄存器的特定实施方案的能力。
映射寄存器306可存储与存储器单元行中的一个对应的地址。举例来说，映射寄存器306-1可存储行334-2的地址，映射寄存器306-2可存储行334-1的地址，映射寄存器306-3可存储行334-4的地址，……，映射寄存器306-30可存储行334-3的地址，映射寄存器306-31可存储行334-5的地址，且映射寄存器306-32可存储行334-6的地址。
在一些实例中，组本地的处理资源可接收存储器装置的存储器单元阵列的多个地址。存储器地址可标识存储向量数据的存储器单元。向量数据可能先前已存储于具有所述存储器地址的存储器单元中。
处理资源可存储存储器装置的多个映射寄存器中的多个地址。处理资源接着可从所述多个映射寄存器检索存储器地址，其中所述存储器地址对应于与标识存储器阵列310的行334-2的多个感测线和存取线耦合的第一多个存储器单元。
处理资源也可从阵列310检索向量指令和/或可从主机接收向量指令。处理资源可执行向量指令。在一些实例中，使用存储于阵列的第一多个存储器单元中的数据执行向量指令。
在一些实例中，可使用从向量指令本身提取的数据执行向量指令。向量指令可包含作为指令的部分的数据。在其它实例中，向量指令可包含对向量寄存器的引用。向量指令还可包含对向量寄存器的引用并且可包含作为向量指令的部分的数据。
在一些情况下，向量指令可为移动操作和/或可包含执行移动操作以执行向量指令。移动操作可将存储于向量寄存器1中的数据移动到向量寄存器2。向量寄存器1可具有向量寄存器标识符332-2且向量寄存器2可具有向量寄存器标识符332-1。将数据从向量寄存器1移动到向量寄存器2可包含将存储于映射寄存器306-1中的地址移动/复制到映射寄存器306-2。
此实例说明通过在存储器阵列310的行334中实施向量寄存器获得的节约。如果在不利用存储器阵列的情况下实施向量寄存器，那么310将数据从一个寄存器移动到不同寄存器将包含移动数据向量，可例如包含移动16,384位数据。然而，利用存储器阵列310的行实施向量寄存器，移动操作可包含将地址从映射寄存器移动到不同映射寄存器。在映射寄存器之间移动地址可包含移动16位，条件是可以16位表达存储器地址。
在一些实例中，组本地的处理资源可接收向量数据。处理资源可将向量数据存储于存储器阵列310中并且可将对应地址存储于映射寄存器306中以建立映射寄存器306和存储器阵列的行334之间的映射。
虽然已在本文中说明并描述了具体实施例，但所属领域的一般技术人员应了解，经计算以实现相同结果的布置可取代所展示的具体实施例。本公开意图覆盖本公开的各种实施例的修改或变化。应理解，以说明方式而非限制方式进行了以上描述。对于所属领域的技术人员而言在审阅以上描述之后上述实施例的组合以及本文中未具体描述的其它实施例将是显而易见的。本公开的各种实施例的范围包含其中使用以上结构和方法的其它应用。因此，本公开的各种实施例的范围应该参考所附权利要求书以及此权利要求书所授予的等效物的完整范围来确定。
在前述具体实施方式中，出于简化本公开的目的而将各种特征一起分组在单个实施例中。本公开的此方法不应被理解为反映本公开的所公开实施例必须比在每项权利要求中明确叙述那样使用更多特征的意图。实际上，如所附权利要求书所反映，本公开标的物在于单个所公开的实施例的不到全部的特征。因此，所附权利要求书特此并入于具体实施方式中，其中每项权利要求就其自身而言作为单独实施例。

Claims (20)

1.一种设备，其包括：
存储器单元阵列，其中所述阵列中的多个行充当由指令集架构定义的多个向量寄存器；和
处理资源，其被配置成响应于接收到对特定向量寄存器执行特定向量操作的命令，存取所述阵列的充当所述特定寄存器的特定行以执行所述向量操作。
2.根据权利要求1所述的设备，其中所述多个行中的每一行包括共同耦合到所述阵列的相应多个存取线中的一个的存储器单元群组。
3.根据权利要求1所述的设备，其中所述处理资源被进一步配置成在不将数据传送到与所述处理资源耦合的主机的情况下进行以下操作：
利用从所述特定行存取的数据执行所述多个操作；和
致使所述多个操作的所述执行的结果存储于所述多个行中。
4.根据权利要求1到3中任一权利要求所述的设备，其中所述处理资源被进一步配置成利用映射寄存器将所述特定向量寄存器映射到所述特定行，其中所述映射寄存器存储所述特定行的地址。
5.根据权利要求1到3中任一权利要求所述的设备，其中所述处理资源被进一步配置成利用与所述特定向量寄存器对应的向量寄存器标识ID存取所述特定行。
6.根据权利要求5所述的设备，其中所述向量寄存器ID是由所述指令集架构定义。
7.一种用于存取向量寄存器的方法，其包括：
在存储器装置处，接收存储器单元阵列的多个存储器地址；
将所述多个存储器地址存储于所述存储器装置的多个映射寄存器中；
在所述存储器装置处，接收与向量寄存器对应的由指令集架构定义的向量标识ID；
从具有所述向量ID的映射寄存器检索存储器地址，其中所述存储器地址与共同耦合到所述阵列的存取线的第一存储器单元群组对应；
使用所述存储器地址从所述第一存储器单元群组存取向量数据；和
使用所述向量数据执行向量操作，其中所述向量操作是由所述存储器装置的处理资源执行。
8.根据权利要求7所述的方法，其中所述映射寄存器存储与包括共同耦合到所述阵列的所述存取线的所述第一存储器单元群组的特定行对应的存储器地址。
9.根据权利要求8所述的方法，其另外包括在所述处理资源处，接收对更新所述向量寄存器的请求，其中所述请求包含所述阵列的新存储器地址。
10.根据权利要求9所述的方法，其中所述新存储器地址标识指定为所述向量寄存器的不同行。
11.根据权利要求10所述的方法，其另外包括将所述新存储器地址存储于所述映射寄存器中以将所述向量寄存器映射到所述不同行，其中在不将存储于所述特定行中的数据移动到所述不同行的情况下更新所述向量寄存器。
12.根据权利要求7到11中任一权利要求所述的方法，其中所述多个存储器地址是从主机接收。
13.根据权利要求7到11中任一权利要求所述的方法，其中使用存储于所述第一存储器单元群组中的所述向量数据和存储于所述阵列的第二存储器单元群组中的向量数据执行所述向量操作，其中所述第二存储器单元群组是不同向量寄存器。
14.一种***，其包括：
主机；和
存储器装置，其包括：
存储器单元阵列；
映射寄存器，其将由指令集架构定义的向量寄存器标识ID映射到所述阵列的行；
处理资源，其被配置成通过以下操作来执行从所述主机接收的向量操作：
使用向量寄存器ID存取所述映射寄存器，以确定特定向量寄存器目前映射到所述阵列中的哪个行；和
存取所述阵列中的所述特定向量寄存器目前映射到的所述行。
15.根据权利要求14所述的***，其中所述处理资源被进一步配置成从所述主机接收与所述向量操作对应的向量命令，其中所述向量操作包含所述特定向量寄存器。
16.根据权利要求14所述的***，其中所述处理资源被进一步配置成使用所述映射寄存器解算对所述特定向量寄存器的引用。
17.根据权利要求14所述的***，其中所述向量操作可执行以执行用于将存储于不同向量寄存器中的数据移动到所述特定向量寄存器的移动操作。
18.根据权利要求14所述的***，其中所述向量操作可执行以执行用于将存储于所述特定向量寄存器中的数据移动到不同向量寄存器的移动操作。
19.根据权利要求18所述的***，其中所述处理资源被进一步配置成将存储于所述映射寄存器中的存储器地址移动到不同映射寄存器，其中所述映射寄存器对应于所述特定向量寄存器且所述不同映射寄存器对应于所述不同向量寄存器。
20.根据权利要求14到19中任一权利要求所述的***，其中所述存储器装置是DRAM装置，且其中所述主机包括处理器。
CN201980073577.6A 2018-10-10 2019-10-10 实施于存储器中的向量寄存器 Active CN112997147B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US16/156,808 US11175915B2 (en) 2018-10-10 2018-10-10 Vector registers implemented in memory
US16/156,808 2018-10-10
PCT/US2019/055487 WO2020077020A1 (en) 2018-10-10 2019-10-10 Vector registers implemented in memory

Publications (2)

Publication Number Publication Date
CN112997147A true CN112997147A (zh) 2021-06-18
CN112997147B CN112997147B (zh) 2024-07-19

Family

ID=70161947

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201980073577.6A Active CN112997147B (zh) 2018-10-10 2019-10-10 实施于存储器中的向量寄存器

Country Status (4)

Country Link
US (2) US11175915B2 (zh)
EP (1) EP3864505A4 (zh)
CN (1) CN112997147B (zh)
WO (1) WO2020077020A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113345484A (zh) * 2021-06-24 2021-09-03 苏州兆芯半导体科技有限公司 一种数据运算电路及存算一体芯片

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11899961B2 (en) * 2021-12-30 2024-02-13 Micron Technology, Inc. Redundant computing across planes
CN115080950B (zh) * 2022-07-20 2022-11-15 深圳竹云科技股份有限公司 身份信息的处理方法、装置、计算机设备、存储介质

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120151182A1 (en) * 2010-12-09 2012-06-14 Tomasz Madajczak Performing Function Calls Using Single Instruction Multiple Data (SIMD) Registers
US20130024647A1 (en) * 2011-07-20 2013-01-24 Gove Darryl J Cache backed vector registers
US20150356009A1 (en) * 2014-06-05 2015-12-10 Micron Technology, Inc. Data storage layout
US20160179526A1 (en) * 2014-12-23 2016-06-23 Intel Corporation Method and apparatus for vector index load and store
US20160224513A1 (en) * 2015-02-02 2016-08-04 Optimum Semiconductor Technologies, Inc. Vector processor configured to operate on variable length vectors with out-of-order execution
WO2016161251A1 (en) * 2015-04-01 2016-10-06 Micron Technology, Inc. Virtual register file

Family Cites Families (372)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4380046A (en) 1979-05-21 1983-04-12 Nasa Massively parallel processor computer
JPS6032911B2 (ja) 1979-07-26 1985-07-31 株式会社東芝 半導体記憶装置
US4435792A (en) 1982-06-30 1984-03-06 Sun Microsystems, Inc. Raster memory manipulation apparatus
US4727474A (en) 1983-02-18 1988-02-23 Loral Corporation Staging memory for massively parallel processor
EP0214718A3 (en) 1985-07-22 1990-04-04 Alliant Computer Systems Corporation Digital computer
US5201039A (en) 1987-09-30 1993-04-06 Mitsubishi Denki Kabushiki Kaisha Multiple address-space data processor with addressable register and context switching
US4843264A (en) 1987-11-25 1989-06-27 Visic, Inc. Dynamic sense amplifier for CMOS static RAM
US5276643A (en) 1988-08-11 1994-01-04 Siemens Aktiengesellschaft Integrated semiconductor circuit
JPH0713858B2 (ja) 1988-08-30 1995-02-15 三菱電機株式会社 半導体記憶装置
US5023838A (en) 1988-12-02 1991-06-11 Ncr Corporation Random access memory device with integral logic capability
US4958378A (en) 1989-04-26 1990-09-18 Sun Microsystems, Inc. Method and apparatus for detecting changes in raster data
US5253308A (en) 1989-06-21 1993-10-12 Amber Engineering, Inc. Massively parallel digital image data processor using pixel-mapped input/output and relative indexed addressing
EP0446721B1 (en) 1990-03-16 2000-12-20 Texas Instruments Incorporated Distributed processing memory
US5034636A (en) 1990-06-04 1991-07-23 Motorola, Inc. Sense amplifier with an integral logic function
US5210850A (en) 1990-06-15 1993-05-11 Compaq Computer Corporation Memory address space determination using programmable limit registers with single-ended comparators
JP3361825B2 (ja) 1990-08-22 2003-01-07 テキサス インスツルメンツ インコーポレイテツド メモリ・アレイ・アーキテクチャ
JPH06103599B2 (ja) 1990-11-16 1994-12-14 三菱電機株式会社 半導体集積回路装置
US5325519A (en) 1991-10-18 1994-06-28 Texas Microsystems, Inc. Fault tolerant computer with archival rollback capabilities
FR2685973B1 (fr) 1992-01-03 1994-02-25 France Telecom Point memoire pour memoire associative.
KR950005095Y1 (ko) 1992-03-18 1995-06-22 문정환 양방향성 그로벌 비트 라인을 갖는 dram
JPH06215160A (ja) 1992-08-25 1994-08-05 Texas Instr Inc <Ti> データ処理方法および装置
KR950004854B1 (ko) 1992-10-08 1995-05-15 삼성전자 주식회사 반도체 메모리 장치
US5440482A (en) 1993-03-25 1995-08-08 Taligent, Inc. Forward and reverse Boyer-Moore string searching of multilingual text having a defined collation order
US5485373A (en) 1993-03-25 1996-01-16 Taligent, Inc. Language-sensitive text searching system with modified Boyer-Moore process
US5369622A (en) 1993-04-20 1994-11-29 Micron Semiconductor, Inc. Memory with isolated digit lines
US5754478A (en) 1993-04-20 1998-05-19 Micron Technology, Inc. Fast, low power, write scheme for memory circuits using pulsed off isolation device
JP2663838B2 (ja) 1993-07-27 1997-10-15 日本電気株式会社 半導体集積回路装置
JP3252306B2 (ja) 1993-08-10 2002-02-04 株式会社日立製作所 半導体不揮発性記憶装置
JP3904244B2 (ja) 1993-09-17 2007-04-11 株式会社ルネサステクノロジ シングル・チップ・データ処理装置
JP3251421B2 (ja) 1994-04-11 2002-01-28 株式会社日立製作所 半導体集積回路
US5655113A (en) 1994-07-05 1997-08-05 Monolithic System Technology, Inc. Resynchronization circuit for a memory system and method of operating same
JPH0831168A (ja) 1994-07-13 1996-02-02 Hitachi Ltd 半導体記憶装置
US5481500A (en) 1994-07-22 1996-01-02 International Business Machines Corporation Precharged bit decoder and sense amplifier with integrated latch usable in pipelined memories
US5615404A (en) 1994-10-31 1997-03-25 Intel Corporation System having independently addressable bus interfaces coupled to serially connected multi-ported signal distributors generating and maintaining frame based polling schedule favoring isochronous peripherals
US5638128A (en) 1994-11-08 1997-06-10 General Instrument Corporation Of Delaware Pixel interpolation filters for video decompression processor
US5724366A (en) 1995-05-16 1998-03-03 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device
KR0146530B1 (ko) 1995-05-25 1998-09-15 김광호 단속제어회로를 구비한 반도체 메모리 장치와 제어방법
US7301541B2 (en) 1995-08-16 2007-11-27 Microunity Systems Engineering, Inc. Programmable processor and method with wide operations
JP2812262B2 (ja) 1995-08-31 1998-10-22 日本電気株式会社 連想記憶装置
US6385634B1 (en) 1995-08-31 2002-05-07 Intel Corporation Method for performing multiply-add operations on packed data
JP2817836B2 (ja) 1995-11-30 1998-10-30 日本電気株式会社 半導体メモリ装置
JP3356612B2 (ja) 1996-02-29 2002-12-16 インターナショナル・ビジネス・マシーンズ・コーポレーション 高速な輪郭スムージング方法及び装置
US6092186A (en) 1996-05-07 2000-07-18 Lucent Technologies Inc. Apparatus and method for aborting un-needed instruction fetches in a digital microprocessor device
US5915084A (en) 1996-09-30 1999-06-22 Advanced Micro Devices, Inc. Scannable sense amplifier circuit
US5991209A (en) 1997-04-11 1999-11-23 Raytheon Company Split sense amplifier and staging buffer for wide memory architecture
JP3592887B2 (ja) 1997-04-30 2004-11-24 株式会社東芝 不揮発性半導体記憶装置
US6510098B1 (en) 1997-05-28 2003-01-21 Cirrus Logic, Inc. Method and apparatus for transferring data in a dual port memory
JPH1115773A (ja) 1997-06-24 1999-01-22 Matsushita Electron Corp 半導体集積回路、コンピュータシステム、データ処理装置及びデータ処理方法
US5935263A (en) 1997-07-01 1999-08-10 Micron Technology, Inc. Method and apparatus for memory array compressed data testing
US6195734B1 (en) 1997-07-02 2001-02-27 Micron Technology, Inc. System for implementing a graphic address remapping table as a virtual register file in system memory
US6181698B1 (en) 1997-07-09 2001-01-30 Yoichi Hariguchi Network routing table using content addressable memory
US6025221A (en) 1997-08-22 2000-02-15 Micron Technology, Inc. Processing methods of forming integrated circuitry memory devices, methods of forming DRAM arrays, and related semiconductor masks
US6178482B1 (en) * 1997-11-03 2001-01-23 Brecis Communications Virtual register sets
US5991785A (en) 1997-11-13 1999-11-23 Lucent Technologies Inc. Determining an extremum value and its index in an array using a dual-accumulation processor
US5867429A (en) 1997-11-19 1999-02-02 Sandisk Corporation High density non-volatile flash memory without adverse effects of electric field coupling between adjacent floating gates
US6163862A (en) 1997-12-01 2000-12-19 International Business Machines Corporation On-chip test circuit for evaluating an on-chip signal using an external test signal
JP3488612B2 (ja) 1997-12-11 2004-01-19 株式会社東芝 センス増幅回路
US5986942A (en) 1998-01-20 1999-11-16 Nec Corporation Semiconductor memory device
JPH11260057A (ja) 1998-03-13 1999-09-24 Nec Corp 半導体記憶装置
JPH11265995A (ja) 1998-03-17 1999-09-28 Mitsubishi Electric Corp 半導体記憶装置
JPH11306751A (ja) 1998-04-22 1999-11-05 Toshiba Corp 半導体記憶装置
US6094716A (en) * 1998-07-14 2000-07-25 Advanced Micro Devices, Inc. Register renaming in which moves are accomplished by swapping rename tags
US6005799A (en) 1998-08-06 1999-12-21 Silicon Aquarius Methods and circuits for single-memory dynamic cell multivalue data storage
US6141286A (en) 1998-08-21 2000-10-31 Micron Technology, Inc. Embedded DRAM architecture with local data drivers and programmable number of data read and data write lines
US7409694B2 (en) 1998-09-09 2008-08-05 Microsoft Corporation Highly componentized system architecture with loadable virtual memory manager
JP2000173269A (ja) 1998-12-08 2000-06-23 Mitsubishi Electric Corp 半導体記憶装置
KR100381968B1 (ko) 1998-12-30 2004-03-24 주식회사 하이닉스반도체 고속동작용디램
US6389507B1 (en) 1999-01-15 2002-05-14 Gigabus, Inc. Memory device search system and method
US5999435A (en) 1999-01-15 1999-12-07 Fast-Chip, Inc. Content addressable memory device
US6134164A (en) 1999-04-22 2000-10-17 International Business Machines Corp. Sensing circuit for a memory cell array
US6741104B2 (en) 1999-05-26 2004-05-25 Micron Technology, Inc. DRAM sense amplifier for low voltages
US6594754B1 (en) * 1999-07-07 2003-07-15 Intel Corporation Mapping destination logical register to physical register storing immediate or renamed source register of move instruction and using mapping counters
US6157578A (en) 1999-07-15 2000-12-05 Stmicroelectronics, Inc. Method and apparatus for accessing a memory device
US6208544B1 (en) 1999-09-09 2001-03-27 Harris Corporation Content addressable memory cell providing simultaneous read and compare capability
US6578058B1 (en) 1999-10-06 2003-06-10 Agilent Technologies, Inc. System and method for comparing values from target systems
US7124221B1 (en) 1999-10-19 2006-10-17 Rambus Inc. Low latency multi-level communication interface
US6418498B1 (en) 1999-12-30 2002-07-09 Intel Corporation Integrated system management memory for system management interrupt handler independent of BIOS and operating system
JP4627103B2 (ja) 2000-01-18 2011-02-09 富士通セミコンダクター株式会社 半導体記憶装置及びその制御方法
US6687175B1 (en) 2000-02-04 2004-02-03 Renesas Technology Corporation Semiconductor device
US6665790B1 (en) 2000-02-29 2003-12-16 International Business Machines Corporation Vector register file with arbitrary vector addressing
WO2001065359A2 (en) 2000-02-29 2001-09-07 Peter Petrov Method and apparatus for building a memory image
JP2001246961A (ja) * 2000-03-07 2001-09-11 Denso Corp 車間制御装置及び記録媒体
JP3983969B2 (ja) 2000-03-08 2007-09-26 株式会社東芝 不揮発性半導体記憶装置
US7028170B2 (en) 2000-03-08 2006-04-11 Sun Microsystems, Inc. Processing architecture having a compare capability
US6678678B2 (en) 2000-03-09 2004-01-13 Braodcom Corporation Method and apparatus for high speed table search
JP3822412B2 (ja) 2000-03-28 2006-09-20 株式会社東芝 半導体記憶装置
US6965648B1 (en) 2000-05-04 2005-11-15 Sun Microsystems, Inc. Source synchronous link integrity validation
EP1307884A2 (en) 2000-07-07 2003-05-07 Mosaid Technologies Incorporated A high speed dram architecture with uniform access latency
US6466499B1 (en) 2000-07-11 2002-10-15 Micron Technology, Inc. DRAM sense amplifier having pre-charged transistor body nodes
US7302582B2 (en) 2000-08-21 2007-11-27 United States Postal Service Delivery point validation system
US6301164B1 (en) 2000-08-25 2001-10-09 Micron Technology, Inc. Antifuse method to repair columns in a prefetched output memory architecture
US6704828B1 (en) 2000-08-31 2004-03-09 Micron Technology, Inc. System and method for implementing data pre-fetch having reduced data lines and/or higher data rates
US6948056B1 (en) 2000-09-28 2005-09-20 Intel Corporation Maintaining even and odd array pointers to extreme values by searching and comparing multiple elements concurrently where a pointer is adjusted after processing to account for a number of pipeline stages
US6304477B1 (en) 2001-01-31 2001-10-16 Motorola, Inc. Content addressable magnetic random access memory
US6563754B1 (en) 2001-02-08 2003-05-13 Integrated Device Technology, Inc. DRAM circuit with separate refresh memory
US6650158B2 (en) 2001-02-21 2003-11-18 Ramtron International Corporation Ferroelectric non-volatile logic elements
US7546438B2 (en) 2001-07-19 2009-06-09 Chung Shine C Algorithm mapping, specialized instructions and architecture features for smart memory computing
US6807614B2 (en) 2001-07-19 2004-10-19 Shine C. Chung Method and apparatus for using smart memories in computing
ITRM20010531A1 (it) 2001-08-31 2003-02-28 Micron Technology Inc Dispositivo rilevatore a bassa potenza e alta tensione per memorie ditipo flash.
US7260672B2 (en) 2001-09-07 2007-08-21 Intel Corporation Using data stored in a destructive-read memory
US7062689B2 (en) 2001-12-20 2006-06-13 Arm Limited Method and apparatus for memory self testing
US20040073773A1 (en) 2002-02-06 2004-04-15 Victor Demjanenko Vector processor architecture and methods performed therein
US6707729B2 (en) 2002-02-15 2004-03-16 Micron Technology, Inc. Physically alternating sense amplifier activation
AU2003221680A1 (en) 2002-04-09 2003-10-27 The Research Foundation Of State University Of New York Multiplier-based processor-in-memory architectures for image and graphics processing
JP2003331598A (ja) 2002-05-13 2003-11-21 Mitsubishi Electric Corp 半導体記憶装置
US7406494B2 (en) 2002-05-14 2008-07-29 Texas Instruments Incorporated Method of generating a cycle-efficient bit-reverse index array for a wireless communication system
JP2003346484A (ja) 2002-05-23 2003-12-05 Mitsubishi Electric Corp 不揮発性半導体記憶装置
US6789099B2 (en) 2002-06-10 2004-09-07 International Business Machines Corporation Sense-amp based adder with source follower evaluation tree
US7054178B1 (en) 2002-09-06 2006-05-30 Etron Technology, Inc. Datapath architecture for high area efficiency
US6987693B2 (en) 2002-09-24 2006-01-17 Sandisk Corporation Non-volatile memory and method with reduced neighboring field errors
US7079407B1 (en) 2002-10-18 2006-07-18 Netlogic Microsystems, Inc. Content addressable memory (CAM) device including match line sensing
US6765834B2 (en) 2002-11-19 2004-07-20 Hewlett-Packard Development Company, L.P. System and method for sensing memory cells of an array of memory cells
US6731542B1 (en) 2002-12-05 2004-05-04 Advanced Micro Devices, Inc. Circuit for accurate memory read operations
KR100546307B1 (ko) 2002-12-05 2006-01-26 삼성전자주식회사 글로벌 입출력라인을 프리차지 및/또는 이퀄라이징하기위한 프리차지 회로를 구비하는 반도체 장치 및프리차지 및/또는 이퀄라이즈하는 트랜지스터의 레이아웃
US6888372B1 (en) 2002-12-20 2005-05-03 Altera Corporation Programmable logic device with soft multiplier
AU2002353406A1 (en) 2002-12-27 2004-07-22 Solid State System Co., Ltd. Nonvolatile memory unit with specific cache
US7346903B2 (en) 2003-02-04 2008-03-18 Sun Microsystems, Inc. Compiling and linking modules of a cycle-based logic design
US6768679B1 (en) 2003-02-10 2004-07-27 Advanced Micro Devices, Inc. Selection circuit for accurate memory read operations
US6819612B1 (en) 2003-03-13 2004-11-16 Advanced Micro Devices, Inc. Apparatus and method for a sense amplifier circuit that samples and holds a reference voltage
US6865122B2 (en) 2003-04-11 2005-03-08 Intel Corporation Reclaiming blocks in a block-alterable memory
US7574466B2 (en) 2003-04-23 2009-08-11 Micron Technology, Inc. Method for finding global extrema of a set of shorts distributed across an array of parallel processing elements
US7454451B2 (en) 2003-04-23 2008-11-18 Micron Technology, Inc. Method for finding local extrema of a set of values for a parallel processing element
US7447720B2 (en) 2003-04-23 2008-11-04 Micron Technology, Inc. Method for finding global extrema of a set of bytes distributed across an array of parallel processing elements
US9015390B2 (en) 2003-04-25 2015-04-21 Micron Technology, Inc. Active memory data compression system and method
DE10319271A1 (de) 2003-04-29 2004-11-25 Infineon Technologies Ag Speicher-Schaltungsanordnung und Verfahren zur Herstellung
JP3898152B2 (ja) 2003-05-27 2007-03-28 ローム株式会社 演算機能付き記憶装置および演算記憶方法
US7827372B2 (en) 2003-09-04 2010-11-02 Nxp B.V. Intergrated circuit and a method of cache remapping
US6956770B2 (en) 2003-09-17 2005-10-18 Sandisk Corporation Non-volatile memory and method with bit line compensation dependent on neighboring operating modes
US7177183B2 (en) 2003-09-30 2007-02-13 Sandisk 3D Llc Multiple twin cell non-volatile memory array and logic block structure and method therefor
US7913125B2 (en) 2003-11-04 2011-03-22 Lsi Corporation BISR mode to test the redundant elements and regular functional memory to avoid test escapes
US6950771B1 (en) 2003-12-09 2005-09-27 Xilinx, Inc. Correlation of electrical test data with physical defect data
US7631236B2 (en) 2004-01-29 2009-12-08 International Business Machines Corporation Hybrid built-in self test (BIST) architecture for embedded memory arrays and an associated method
US7401281B2 (en) 2004-01-29 2008-07-15 International Business Machines Corporation Remote BIST high speed test and redundancy calculation
JP4819316B2 (ja) 2004-02-23 2011-11-24 ルネサスエレクトロニクス株式会社 半導体装置
US7088606B2 (en) 2004-03-10 2006-08-08 Altera Corporation Dynamic RAM storage techniques
US7020017B2 (en) 2004-04-06 2006-03-28 Sandisk Corporation Variable programming of non-volatile memory
US7120063B1 (en) 2004-05-07 2006-10-10 Spansion Llc Flash memory cell and methods for programming and erasing
US8522205B2 (en) 2004-05-18 2013-08-27 Oracle International Corporation Packaging multiple groups of read-only files of an application's components into multiple shared libraries
JP2006127460A (ja) 2004-06-09 2006-05-18 Renesas Technology Corp 半導体装置、半導体信号処理装置、およびクロスバースイッチ
US7061817B2 (en) 2004-06-30 2006-06-13 Micron Technology, Inc. Data path having grounded precharge operation and test compression capability
US7116602B2 (en) 2004-07-15 2006-10-03 Micron Technology, Inc. Method and system for controlling refresh to avoid memory cell data losses
US7434024B2 (en) 2004-08-30 2008-10-07 Ati Technologies, Inc. SIMD processor with register addressing, buffer stall and methods
US7685365B2 (en) 2004-09-30 2010-03-23 Intel Corporation Transactional memory execution utilizing virtual memory
US20060069849A1 (en) 2004-09-30 2006-03-30 Rudelic John C Methods and apparatus to update information in a memory
US20060149804A1 (en) 2004-11-30 2006-07-06 International Business Machines Corporation Multiply-sum dot product instruction with mask and splat
US7230851B2 (en) 2004-12-23 2007-06-12 Sandisk Corporation Reducing floating gate to floating gate coupling effect
KR100673901B1 (ko) 2005-01-28 2007-01-25 주식회사 하이닉스반도체 저전압용 반도체 메모리 장치
US7543119B2 (en) 2005-02-10 2009-06-02 Richard Edward Hessel Vector processor
US7624313B2 (en) 2005-03-28 2009-11-24 Hewlett-Packard Development Company, L.P. TCAM BIST with redundancy
US7187585B2 (en) 2005-04-05 2007-03-06 Sandisk Corporation Read operation for non-volatile storage that includes compensation for coupling
US7196928B2 (en) 2005-04-05 2007-03-27 Sandisk Corporation Compensating for coupling during read operations of non-volatile memory
US7193898B2 (en) 2005-06-20 2007-03-20 Sandisk Corporation Compensation currents in non-volatile memory read operations
KR100720644B1 (ko) 2005-11-17 2007-05-21 삼성전자주식회사 메모리 장치 및 메모리 그 동작 방법
JP4804479B2 (ja) 2005-12-13 2011-11-02 スパンション エルエルシー 半導体装置およびその制御方法
JP5129450B2 (ja) 2006-01-16 2013-01-30 ルネサスエレクトロニクス株式会社 情報処理装置
US7721073B2 (en) * 2006-01-23 2010-05-18 Mips Technologies, Inc. Conditional branch execution in a processor having a data mover engine that associates register addresses with memory addresses
US8077533B2 (en) 2006-01-23 2011-12-13 Freescale Semiconductor, Inc. Memory and method for sensing data in a memory using complementary sensing scheme
JP4989900B2 (ja) 2006-01-31 2012-08-01 ルネサスエレクトロニクス株式会社 並列演算処理装置
US7400532B2 (en) 2006-02-16 2008-07-15 Micron Technology, Inc. Programming method to reduce gate coupling interference for non-volatile memory
KR100755370B1 (ko) 2006-04-17 2007-09-04 삼성전자주식회사 반도체 메모리 장치
TW200828333A (en) 2006-04-28 2008-07-01 Samsung Electronics Co Ltd Sense amplifier circuit and sense amplifier-based flip-flop having the same
US7752417B2 (en) 2006-06-05 2010-07-06 Oracle America, Inc. Dynamic selection of memory virtualization techniques
US7372715B2 (en) 2006-06-14 2008-05-13 Micron Technology, Inc. Architecture and method for NAND flash memory
US8069377B2 (en) 2006-06-26 2011-11-29 Micron Technology, Inc. Integrated circuit having memory array including ECC and column redundancy and method of operating the same
US7724559B2 (en) 2006-07-14 2010-05-25 International Business Machines Corporation Self-referenced match-line sense amplifier for content addressable memories
US7885119B2 (en) 2006-07-20 2011-02-08 Sandisk Corporation Compensating for coupling during programming
US7443729B2 (en) 2006-07-20 2008-10-28 Sandisk Corporation System that compensates for coupling based on sensing a neighbor using coupling
US7692466B2 (en) 2006-08-18 2010-04-06 Ati Technologies Ulc Sense amplifier based flip-flop
US7805587B1 (en) 2006-11-01 2010-09-28 Nvidia Corporation Memory addressing controlled by PTE fields
US8151082B2 (en) 2007-12-06 2012-04-03 Fusion-Io, Inc. Apparatus, system, and method for converting a storage request into an append data storage command
US7471536B2 (en) 2006-12-08 2008-12-30 Texas Instruments Incorporated Match mismatch emulation scheme for an addressed location in a CAM
US7460387B2 (en) 2007-01-05 2008-12-02 International Business Machines Corporation eDRAM hierarchical differential sense amp
US7743303B2 (en) 2007-01-22 2010-06-22 Micron Technology, Inc. Defective memory block remapping method and system, and memory device and processor-based system using same
US7937535B2 (en) 2007-02-22 2011-05-03 Arm Limited Managing cache coherency in a data processing apparatus
US7804718B2 (en) 2007-03-07 2010-09-28 Mosaid Technologies Incorporated Partial block erase architecture for flash memory
US7492640B2 (en) 2007-06-07 2009-02-17 Sandisk Corporation Sensing with bit-line lockout control in non-volatile memory
JP2009009665A (ja) 2007-06-29 2009-01-15 Elpida Memory Inc 半導体記憶装置
US7996749B2 (en) 2007-07-03 2011-08-09 Altera Corporation Signal loss detector for high-speed serial interface of a programmable logic device
US7489543B1 (en) 2007-07-25 2009-02-10 Micron Technology, Inc. Programming multilevel cell memory arrays
US7694195B2 (en) 2007-08-14 2010-04-06 Dell Products L.P. System and method for using a memory mapping function to map memory defects
US7869273B2 (en) 2007-09-04 2011-01-11 Sandisk Corporation Reducing the impact of interference during programming
US7787319B2 (en) 2007-09-06 2010-08-31 Innovative Silicon Isi Sa Sense amplifier circuitry for integrated circuit having memory cell array, and method of operating same
US8042082B2 (en) 2007-09-12 2011-10-18 Neal Solomon Three dimensional memory in a system on a chip
US7965564B2 (en) 2007-09-18 2011-06-21 Zikbit Ltd. Processor arrays made of standard memory cells
US7663928B2 (en) 2007-10-09 2010-02-16 Ememory Technology Inc. Sense amplifier circuit having current mirror architecture
WO2009052525A1 (en) 2007-10-19 2009-04-23 Virident Systems, Inc. Managing memory systems containing components with asymmetric characteristics
US7924628B2 (en) 2007-11-14 2011-04-12 Spansion Israel Ltd Operation of a non-volatile memory array
US7979667B2 (en) 2007-12-10 2011-07-12 Spansion Llc Memory array search engine
US7755960B2 (en) 2007-12-17 2010-07-13 Stmicroelectronics Sa Memory including a performance test circuit
US8495438B2 (en) 2007-12-28 2013-07-23 Texas Instruments Incorporated Technique for memory imprint reliability improvement
US7808854B2 (en) 2008-02-19 2010-10-05 Kabushiki Kaisha Toshiba Systems and methods for data transfers between memory cells
JP5194302B2 (ja) 2008-02-20 2013-05-08 ルネサスエレクトロニクス株式会社 半導体信号処理装置
US20090254694A1 (en) 2008-04-02 2009-10-08 Zikbit Ltd. Memory device with integrated parallel processing
US8332580B2 (en) 2008-04-02 2012-12-11 Zikbit Ltd. System, method and apparatus for memory with embedded associative section for computations
US7957206B2 (en) 2008-04-04 2011-06-07 Micron Technology, Inc. Read circuitry for an integrated circuit having memory cells and/or a memory cell array, and method of operating same
US8339824B2 (en) 2008-07-02 2012-12-25 Cooke Laurence H Nearest neighbor serial content addressable memory
US8417921B2 (en) 2008-08-15 2013-04-09 Apple Inc. Running-min and running-max instructions for processing vectors using a base value from a key element of an input vector
US8555037B2 (en) 2008-08-15 2013-10-08 Apple Inc. Processing vectors using wrapping minima and maxima instructions in the macroscalar architecture
US8259509B2 (en) 2008-08-18 2012-09-04 Elpida Memory, Inc. Semiconductor memory device and method with auxiliary I/O line assist circuit and functionality
ITRM20080543A1 (it) 2008-10-09 2010-04-10 Micron Technology Inc Architettura e metodo per la programmazione di memorie.
KR101596283B1 (ko) 2008-12-19 2016-02-23 삼성전자 주식회사 개선된 로컬 입출력라인 프리차아지 스킴을 갖는 반도체 메모리 장치
KR101622922B1 (ko) 2009-03-06 2016-05-20 삼성전자 주식회사 개선된 로컬 입출력라인 프리차아지 스킴을 갖는 반도체 메모리 장치
US8484276B2 (en) 2009-03-18 2013-07-09 International Business Machines Corporation Processing array data on SIMD multi-core processor architectures
US8583898B2 (en) * 2009-06-12 2013-11-12 Cray Inc. System and method for managing processor-in-memory (PIM) operations
KR20100134235A (ko) 2009-06-15 2010-12-23 삼성전자주식회사 반도체 메모리 장치
US7898864B2 (en) 2009-06-24 2011-03-01 Sandisk Corporation Read operation for memory with compensation for coupling based on write-erase cycles
US8412987B2 (en) 2009-06-30 2013-04-02 Micron Technology, Inc. Non-volatile memory to store memory remap information
US8412985B1 (en) 2009-06-30 2013-04-02 Micron Technology, Inc. Hardwired remapped memory
US9076527B2 (en) 2009-07-16 2015-07-07 Mikamonu Group Ltd. Charge sharing in a TCAM array
US8238173B2 (en) 2009-07-16 2012-08-07 Zikbit Ltd Using storage cells to perform computation
JP4951041B2 (ja) 2009-08-06 2012-06-13 株式会社東芝 半導体記憶装置
US8059438B2 (en) 2009-08-28 2011-11-15 International Business Machines Corporation Content addressable memory array programmed to perform logic operations
US8077532B2 (en) 2009-09-02 2011-12-13 Micron Technology, Inc. Small unit internal verify read in a memory device
US8482975B2 (en) 2009-09-14 2013-07-09 Micron Technology, Inc. Memory kink checking
US8495465B1 (en) 2009-10-15 2013-07-23 Apple Inc. Error correction coding over multiple memory pages
WO2011048522A2 (en) 2009-10-21 2011-04-28 Zikbit Ltd. Neighborhood operations for parallel processing
US9477636B2 (en) 2009-10-21 2016-10-25 Micron Technology, Inc. Memory having internal processors and data communication methods in memory
US8650232B2 (en) 2009-10-26 2014-02-11 Via Technologies, Inc. System and method for determination of a horizontal minimum of digital values
KR101634340B1 (ko) 2009-11-03 2016-06-28 삼성전자주식회사 반도체 메모리 장치의 프로그램 방법
US8583896B2 (en) 2009-11-13 2013-11-12 Nec Laboratories America, Inc. Massively parallel processing core with plural chains of processing elements and respective smart memory storing select data received from each chain
KR20110054773A (ko) 2009-11-18 2011-05-25 삼성전자주식회사 비트라인 디스털번스를 개선하는 반도체 메모리 장치
US8089815B2 (en) 2009-11-24 2012-01-03 Sandisk Technologies Inc. Programming memory with bit line floating to reduce channel-to-floating gate coupling
US8605015B2 (en) 2009-12-23 2013-12-10 Syndiant, Inc. Spatial light modulator with masking-comparators
JP2011146102A (ja) 2010-01-15 2011-07-28 Elpida Memory Inc 半導体装置及びデータ処理システム
CN102141905B (zh) 2010-01-29 2015-02-25 上海芯豪微电子有限公司 一种处理器体系结构
US8164942B2 (en) 2010-02-01 2012-04-24 International Business Machines Corporation High performance eDRAM sense amplifier
US8533245B1 (en) 2010-03-03 2013-09-10 Altera Corporation Multipliers with a reduced number of memory blocks
WO2011137189A1 (en) 2010-04-27 2011-11-03 Cornell Research Foundation System and methods for mapping and searching objects in multidimensional space
KR101119371B1 (ko) 2010-04-29 2012-03-06 주식회사 하이닉스반도체 반도체 메모리 장치 및 이의 동작 방법
US8559232B2 (en) 2010-05-03 2013-10-15 Aplus Flash Technology, Inc. DRAM-like NVM memory array and sense amplifier design for high temperature and high endurance operation
US8351278B2 (en) 2010-06-23 2013-01-08 International Business Machines Corporation Jam latch for latching memory array output data
KR101143471B1 (ko) 2010-07-02 2012-05-11 에스케이하이닉스 주식회사 센스앰프 및 이를 포함하는 반도체 장치
US20120017039A1 (en) 2010-07-16 2012-01-19 Plx Technology, Inc. Caching using virtual memory
US8462532B1 (en) 2010-08-31 2013-06-11 Netlogic Microsystems, Inc. Fast quaternary content addressable memory cell
US8347154B2 (en) 2010-09-21 2013-01-01 International Business Machines Corporation Use of hashing function to distinguish random and repeat errors in a memory system
US8904115B2 (en) 2010-09-28 2014-12-02 Texas Instruments Incorporated Cache with multiple access pipelines
US8332367B2 (en) 2010-10-20 2012-12-11 International Business Machines Corporation Parallel data redundancy removal
KR101148352B1 (ko) 2010-11-02 2012-05-21 에스케이하이닉스 주식회사 반도체 메모리 장치 및 그의 동작 방법
JP5528987B2 (ja) 2010-11-11 2014-06-25 ピーエスフォー ルクスコ エスエイアールエル 半導体装置
US8553482B2 (en) 2010-11-29 2013-10-08 Apple Inc. Sense amplifier and sense amplifier latch having common control
US20120005459A1 (en) * 2010-12-28 2012-01-05 Advanced Micro Devices, Inc. Processor having increased performance and energy saving via move elimination
US9165023B2 (en) 2011-01-31 2015-10-20 Freescale Semiconductor, Inc. Integrated circuit device and method for determining an index of an extreme value within an array of values
KR20120088973A (ko) 2011-02-01 2012-08-09 삼성전자주식회사 로컬 센스앰프 회로 및 이를 포함하는 반도체 메모리 장치
JP2012174016A (ja) 2011-02-22 2012-09-10 Renesas Electronics Corp データ処理装置およびそのデータ処理方法
JP5259765B2 (ja) 2011-03-29 2013-08-07 株式会社東芝 不揮発性半導体メモリ
US8725730B2 (en) 2011-05-23 2014-05-13 Hewlett-Packard Development Company, L.P. Responding to a query in a data processing system
US8706958B2 (en) 2011-09-01 2014-04-22 Thomas Hein Data mask encoding in data bit inversion scheme
WO2013062596A1 (en) 2011-10-28 2013-05-02 Hewlett-Packard Development Company, L.P. Row shifting shiftable memory
US8891297B2 (en) 2011-11-01 2014-11-18 Micron Technology, Inc. Memory cell sensing
US9830158B2 (en) 2011-11-04 2017-11-28 Nvidia Corporation Speculative execution and rollback
KR101321481B1 (ko) 2011-11-04 2013-10-28 에스케이하이닉스 주식회사 반도체 메모리 장치 및 이를 위한 테스트 회로
KR20130052971A (ko) 2011-11-14 2013-05-23 삼성전자주식회사 비휘발성 메모리 장치의 동작 방법
GB2511957B (en) 2011-11-22 2015-02-11 Mips Tech Inc Processor with kernel mode access to user space virtual addresses
US9665371B2 (en) 2011-11-30 2017-05-30 Intel Corporation Providing vector horizontal compare functionality within a vector register
KR20130072869A (ko) 2011-12-22 2013-07-02 에스케이하이닉스 주식회사 프리차지 회로 및 비휘발성 메모리 장치
WO2013095592A1 (en) 2011-12-22 2013-06-27 Intel Corporation Apparatus and method for vector compute and accumulate
US20130286705A1 (en) 2012-04-26 2013-10-31 David B. Grover Low power content addressable memory hitline precharge and sensing circuit
US8938603B2 (en) 2012-05-31 2015-01-20 Samsung Electronics Co., Ltd. Cache system optimized for cache miss detection
US20130332707A1 (en) 2012-06-07 2013-12-12 Intel Corporation Speed up big-number multiplication using single instruction multiple data (simd) architectures
US9594724B2 (en) 2012-08-09 2017-03-14 International Business Machines Corporation Vector register file
KR102062301B1 (ko) 2013-01-03 2020-01-03 삼성전자주식회사 메모리 장치의 페이지 복사 방법 및 메모리 시스템의 페이지 관리 방법
US20140215185A1 (en) 2013-01-29 2014-07-31 Atmel Norway Fetching instructions of a loop routine
US9158667B2 (en) 2013-03-04 2015-10-13 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US9171153B2 (en) 2013-05-17 2015-10-27 Hewlett-Packard Development Company, L.P. Bloom filter with memory element
US8964496B2 (en) 2013-07-26 2015-02-24 Micron Technology, Inc. Apparatuses and methods for performing compare operations using sensing circuitry
US8971124B1 (en) 2013-08-08 2015-03-03 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US9153305B2 (en) 2013-08-30 2015-10-06 Micron Technology, Inc. Independently addressable memory array address spaces
US9019785B2 (en) 2013-09-19 2015-04-28 Micron Technology, Inc. Data shifting via a number of isolation devices
US9449675B2 (en) 2013-10-31 2016-09-20 Micron Technology, Inc. Apparatuses and methods for identifying an extremum value stored in an array of memory cells
US9430191B2 (en) 2013-11-08 2016-08-30 Micron Technology, Inc. Division operations for memory
US10445025B2 (en) * 2014-03-18 2019-10-15 Micron Technology, Inc. Apparatuses and methods having memory tier structure and recursively searching between tiers for address in a translation table where information is only directly transferred between controllers
US20150270015A1 (en) 2014-03-19 2015-09-24 Micron Technology, Inc. Memory mapping
US9934856B2 (en) 2014-03-31 2018-04-03 Micron Technology, Inc. Apparatuses and methods for comparing data patterns in memory
EP3140743B1 (en) 2014-05-08 2021-11-24 Micron Technology, INC. Hybrid memory cube system interconnect directory-based cache coherence methodology
US10825496B2 (en) 2014-05-08 2020-11-03 Micron Technology, Inc. In-memory lightweight memory coherence protocol
US9830999B2 (en) 2014-06-05 2017-11-28 Micron Technology, Inc. Comparison operations in memory
US9704540B2 (en) 2014-06-05 2017-07-11 Micron Technology, Inc. Apparatuses and methods for parity determination using sensing circuitry
US10074407B2 (en) 2014-06-05 2018-09-11 Micron Technology, Inc. Apparatuses and methods for performing invert operations using sensing circuitry
US9786335B2 (en) 2014-06-05 2017-10-10 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US9449674B2 (en) 2014-06-05 2016-09-20 Micron Technology, Inc. Performing logical operations using sensing circuitry
US9496023B2 (en) 2014-06-05 2016-11-15 Micron Technology, Inc. Comparison operations on logical representations of values in memory
US9455020B2 (en) 2014-06-05 2016-09-27 Micron Technology, Inc. Apparatuses and methods for performing an exclusive or operation using sensing circuitry
US9711206B2 (en) 2014-06-05 2017-07-18 Micron Technology, Inc. Performing logical operations using sensing circuitry
US9711207B2 (en) 2014-06-05 2017-07-18 Micron Technology, Inc. Performing logical operations using sensing circuitry
US9910787B2 (en) 2014-06-05 2018-03-06 Micron Technology, Inc. Virtual address table
US9898252B2 (en) 2014-09-03 2018-02-20 Micron Technology, Inc. Multiplication operations in memory
US9847110B2 (en) 2014-09-03 2017-12-19 Micron Technology, Inc. Apparatuses and methods for storing a data value in multiple columns of an array corresponding to digits of a vector
US9904515B2 (en) 2014-09-03 2018-02-27 Micron Technology, Inc. Multiplication operations in memory
US9747961B2 (en) 2014-09-03 2017-08-29 Micron Technology, Inc. Division operations in memory
US10068652B2 (en) 2014-09-03 2018-09-04 Micron Technology, Inc. Apparatuses and methods for determining population count
US9740607B2 (en) 2014-09-03 2017-08-22 Micron Technology, Inc. Swap operations in memory
US9589602B2 (en) 2014-09-03 2017-03-07 Micron Technology, Inc. Comparison operations in memory
US9940026B2 (en) 2014-10-03 2018-04-10 Micron Technology, Inc. Multidimensional contiguous memory allocation
US9836218B2 (en) 2014-10-03 2017-12-05 Micron Technology, Inc. Computing reduction and prefix sum operations in memory
US10163467B2 (en) 2014-10-16 2018-12-25 Micron Technology, Inc. Multiple endianness compatibility
US10147480B2 (en) 2014-10-24 2018-12-04 Micron Technology, Inc. Sort operation in memory
US9779784B2 (en) 2014-10-29 2017-10-03 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US10073635B2 (en) 2014-12-01 2018-09-11 Micron Technology, Inc. Multiple endianness compatibility
US9747960B2 (en) 2014-12-01 2017-08-29 Micron Technology, Inc. Apparatuses and methods for converting a mask to an index
US10032493B2 (en) 2015-01-07 2018-07-24 Micron Technology, Inc. Longest element length determination in memory
US10061590B2 (en) 2015-01-07 2018-08-28 Micron Technology, Inc. Generating and executing a control flow
US9583163B2 (en) 2015-02-03 2017-02-28 Micron Technology, Inc. Loop structure for operations in memory
CN107408405B (zh) 2015-02-06 2021-03-05 美光科技公司 用于并行写入到多个存储器装置位置的设备及方法
CN107408404B (zh) 2015-02-06 2021-02-12 美光科技公司 用于存储器装置的设备及方法以作为程序指令的存储
WO2016126472A1 (en) 2015-02-06 2016-08-11 Micron Technology, Inc. Apparatuses and methods for scatter and gather
US10522212B2 (en) 2015-03-10 2019-12-31 Micron Technology, Inc. Apparatuses and methods for shift decisions
US9898253B2 (en) 2015-03-11 2018-02-20 Micron Technology, Inc. Division operations on variable length elements in memory
US9741399B2 (en) 2015-03-11 2017-08-22 Micron Technology, Inc. Data shift by elements of a vector in memory
WO2016144726A1 (en) 2015-03-12 2016-09-15 Micron Technology, Inc. Apparatuses and methods for data movement
US10146537B2 (en) 2015-03-13 2018-12-04 Micron Technology, Inc. Vector population count determination in memory
US10140104B2 (en) 2015-04-14 2018-11-27 Micron Technology, Inc. Target architecture determination
US9959923B2 (en) 2015-04-16 2018-05-01 Micron Technology, Inc. Apparatuses and methods to reverse data stored in memory
US10073786B2 (en) * 2015-05-28 2018-09-11 Micron Technology, Inc. Apparatuses and methods for compute enabled cache
US9704541B2 (en) 2015-06-12 2017-07-11 Micron Technology, Inc. Simulating access lines
US9921777B2 (en) 2015-06-22 2018-03-20 Micron Technology, Inc. Apparatuses and methods for data transfer from sensing circuitry to a controller
US9875214B2 (en) 2015-07-31 2018-01-23 Arm Limited Apparatus and method for transferring a plurality of data structures between memory and a plurality of vector registers
US9996479B2 (en) 2015-08-17 2018-06-12 Micron Technology, Inc. Encryption of executables in computational memory
US9905276B2 (en) 2015-12-21 2018-02-27 Micron Technology, Inc. Control of sensing components in association with performing operations
US10019262B2 (en) 2015-12-22 2018-07-10 Intel Corporation Vector store/load instructions for array of structures
US9952925B2 (en) 2016-01-06 2018-04-24 Micron Technology, Inc. Error code calculation on sensing circuitry
US10048888B2 (en) 2016-02-10 2018-08-14 Micron Technology, Inc. Apparatuses and methods for partitioned parallel data movement
US9892767B2 (en) 2016-02-12 2018-02-13 Micron Technology, Inc. Data gathering in memory
US9971541B2 (en) 2016-02-17 2018-05-15 Micron Technology, Inc. Apparatuses and methods for data movement
US10956439B2 (en) 2016-02-19 2021-03-23 Micron Technology, Inc. Data transfer with a bit vector operation device
US9899070B2 (en) 2016-02-19 2018-02-20 Micron Technology, Inc. Modified decode for corner turn
US9697876B1 (en) 2016-03-01 2017-07-04 Micron Technology, Inc. Vertical bit vector shift in memory
US9997232B2 (en) 2016-03-10 2018-06-12 Micron Technology, Inc. Processing in memory (PIM) capable memory device having sensing circuitry performing logic operations
US10262721B2 (en) 2016-03-10 2019-04-16 Micron Technology, Inc. Apparatuses and methods for cache invalidate
US10379772B2 (en) 2016-03-16 2019-08-13 Micron Technology, Inc. Apparatuses and methods for operations using compressed and decompressed data
US9910637B2 (en) 2016-03-17 2018-03-06 Micron Technology, Inc. Signed division in memory
US10388393B2 (en) 2016-03-22 2019-08-20 Micron Technology, Inc. Apparatus and methods for debugging on a host and memory device
US10120740B2 (en) 2016-03-22 2018-11-06 Micron Technology, Inc. Apparatus and methods for debugging on a memory device
US10977033B2 (en) 2016-03-25 2021-04-13 Micron Technology, Inc. Mask patterns generated in memory from seed vectors
US10474581B2 (en) 2016-03-25 2019-11-12 Micron Technology, Inc. Apparatuses and methods for cache operations
US10074416B2 (en) 2016-03-28 2018-09-11 Micron Technology, Inc. Apparatuses and methods for data movement
US10430244B2 (en) 2016-03-28 2019-10-01 Micron Technology, Inc. Apparatuses and methods to determine timing of operations
US10453502B2 (en) 2016-04-04 2019-10-22 Micron Technology, Inc. Memory bank power coordination including concurrently performing a memory operation in a selected number of memory regions
US10607665B2 (en) 2016-04-07 2020-03-31 Micron Technology, Inc. Span mask generation
US9818459B2 (en) 2016-04-19 2017-11-14 Micron Technology, Inc. Invert operations using sensing circuitry
US10153008B2 (en) 2016-04-20 2018-12-11 Micron Technology, Inc. Apparatuses and methods for performing corner turn operations using sensing circuitry
US9659605B1 (en) 2016-04-20 2017-05-23 Micron Technology, Inc. Apparatuses and methods for performing corner turn operations using sensing circuitry
US10042608B2 (en) 2016-05-11 2018-08-07 Micron Technology, Inc. Signed division in memory
US9659610B1 (en) 2016-05-18 2017-05-23 Micron Technology, Inc. Apparatuses and methods for shifting data
US10049707B2 (en) 2016-06-03 2018-08-14 Micron Technology, Inc. Shifting data
US10387046B2 (en) 2016-06-22 2019-08-20 Micron Technology, Inc. Bank to bank data transfer
US10037785B2 (en) 2016-07-08 2018-07-31 Micron Technology, Inc. Scan chain operation in sensing circuitry
US10388360B2 (en) 2016-07-19 2019-08-20 Micron Technology, Inc. Utilization of data stored in an edge section of an array
US10289544B2 (en) * 2016-07-19 2019-05-14 Western Digital Technologies, Inc. Mapping tables for storage devices
US10733089B2 (en) 2016-07-20 2020-08-04 Micron Technology, Inc. Apparatuses and methods for write address tracking
US10387299B2 (en) 2016-07-20 2019-08-20 Micron Technology, Inc. Apparatuses and methods for transferring data
US9972367B2 (en) 2016-07-21 2018-05-15 Micron Technology, Inc. Shifting data in sensing circuitry
US10303632B2 (en) 2016-07-26 2019-05-28 Micron Technology, Inc. Accessing status information
JP6625942B2 (ja) 2016-07-29 2019-12-25 株式会社東芝 半導体記憶装置
US9990181B2 (en) 2016-08-03 2018-06-05 Micron Technology, Inc. Apparatuses and methods for random number generation
US11029951B2 (en) 2016-08-15 2021-06-08 Micron Technology, Inc. Smallest or largest value element determination
US10606587B2 (en) 2016-08-24 2020-03-31 Micron Technology, Inc. Apparatus and methods related to microcode instructions indicating instruction types
US10466928B2 (en) 2016-09-15 2019-11-05 Micron Technology, Inc. Updating a register in memory
US10387058B2 (en) 2016-09-29 2019-08-20 Micron Technology, Inc. Apparatuses and methods to change data category values
US10014034B2 (en) 2016-10-06 2018-07-03 Micron Technology, Inc. Shifting data in sensing circuitry
US10529409B2 (en) 2016-10-13 2020-01-07 Micron Technology, Inc. Apparatuses and methods to perform logical operations using sensing circuitry
US10373666B2 (en) 2016-11-08 2019-08-06 Micron Technology, Inc. Apparatuses and methods for compute components formed over an array of memory cells
US10423353B2 (en) 2016-11-11 2019-09-24 Micron Technology, Inc. Apparatuses and methods for memory alignment
US9761300B1 (en) 2016-11-22 2017-09-12 Micron Technology, Inc. Data shift apparatuses and methods
US10402340B2 (en) 2017-02-21 2019-09-03 Micron Technology, Inc. Memory array page table walk
US10268389B2 (en) 2017-02-22 2019-04-23 Micron Technology, Inc. Apparatuses and methods for in-memory operations
US10403352B2 (en) 2017-02-22 2019-09-03 Micron Technology, Inc. Apparatuses and methods for compute in data path
KR102235803B1 (ko) * 2017-03-31 2021-04-06 삼성전자주식회사 반도체 장치
US9997212B1 (en) 2017-04-24 2018-06-12 Micron Technology, Inc. Accessing data in memory
US10068664B1 (en) 2017-05-19 2018-09-04 Micron Technology, Inc. Column repair in memory
US10936230B2 (en) * 2018-01-26 2021-03-02 National Technology & Engineering Solutions Of Sandia, Llc Computational processor-in-memory with enhanced strided memory access
KR20190120573A (ko) * 2018-04-16 2019-10-24 에스케이하이닉스 주식회사 메모리 시스템, 데이터 처리 시스템 및 메모리 시스템의 동작 방법
US10496449B1 (en) * 2018-06-11 2019-12-03 International Business Machines Corporation Verification of atomic memory operations

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120151182A1 (en) * 2010-12-09 2012-06-14 Tomasz Madajczak Performing Function Calls Using Single Instruction Multiple Data (SIMD) Registers
US20130024647A1 (en) * 2011-07-20 2013-01-24 Gove Darryl J Cache backed vector registers
US20150356009A1 (en) * 2014-06-05 2015-12-10 Micron Technology, Inc. Data storage layout
US20160179526A1 (en) * 2014-12-23 2016-06-23 Intel Corporation Method and apparatus for vector index load and store
US20160224513A1 (en) * 2015-02-02 2016-08-04 Optimum Semiconductor Technologies, Inc. Vector processor configured to operate on variable length vectors with out-of-order execution
WO2016161251A1 (en) * 2015-04-01 2016-10-06 Micron Technology, Inc. Virtual register file
EP3278211A1 (en) * 2015-04-01 2018-02-07 Micron Technology, INC. Virtual register file

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113345484A (zh) * 2021-06-24 2021-09-03 苏州兆芯半导体科技有限公司 一种数据运算电路及存算一体芯片

Also Published As

Publication number Publication date
EP3864505A1 (en) 2021-08-18
US20220066777A1 (en) 2022-03-03
WO2020077020A1 (en) 2020-04-16
US11175915B2 (en) 2021-11-16
CN112997147B (zh) 2024-07-19
US20200117454A1 (en) 2020-04-16
US11556339B2 (en) 2023-01-17
EP3864505A4 (en) 2022-07-13

Similar Documents

Publication Publication Date Title
US10983706B2 (en) Multiple endianness compatibility
US11556339B2 (en) Vector registers implemented in memory
JP2016535916A (ja) 独立にアドレス指定可能なメモリアレイアドレス空間
US20220398200A1 (en) Memory protocol with programmable buffer and cache size
US20220236995A1 (en) Apparatuses and methods for ordering bits in a memory device
US20240161830A1 (en) Apparatuses and methods for organizing data in a memory device
US11740899B2 (en) In-memory associative processing system
CN115729861A (zh) 用于向量的存储器内关联处理
US11152054B2 (en) Apparatuses and methods for performing background operations in memory using sensing circuitry
US11403035B2 (en) Memory module including a controller and interfaces for communicating with a host and another memory module
US20190385664A1 (en) Sensing operations in memory
US20240028260A1 (en) Memory module interfaces
US20240231824A9 (en) Memory mapping for memory, memory modules, and non-volatile memory
CN113994430A (zh) 存储器中的推测

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant