CN106340513A - 一种集成控制电路的功率模块 - Google Patents
一种集成控制电路的功率模块 Download PDFInfo
- Publication number
- CN106340513A CN106340513A CN201510400779.0A CN201510400779A CN106340513A CN 106340513 A CN106340513 A CN 106340513A CN 201510400779 A CN201510400779 A CN 201510400779A CN 106340513 A CN106340513 A CN 106340513A
- Authority
- CN
- China
- Prior art keywords
- power
- substrate
- base board
- control base
- wiring layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
- H01L25/162—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits the devices being mounted on two or more different substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/053—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49833—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5385—Assembly of a plurality of insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29139—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29199—Material of the matrix
- H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29199—Material of the matrix
- H01L2224/29294—Material of the matrix with a principal constituent of the material being a liquid not provided for in groups H01L2224/292 - H01L2224/29291
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29339—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29347—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/32227—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the layer connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/325—Material
- H01L2224/32501—Material at the bonding interface
- H01L2224/32503—Material at the bonding interface comprising an intermetallic compound
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/325—Material
- H01L2224/32505—Material outside the bonding interface, e.g. in the bulk of the layer connector
- H01L2224/32507—Material outside the bonding interface, e.g. in the bulk of the layer connector comprising an intermetallic compound
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
- H01L2224/37001—Core members of the connector
- H01L2224/37099—Material
- H01L2224/371—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/37138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/37147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/40225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/40227—Connecting the strap to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/40245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/404—Connecting portions
- H01L2224/40475—Connecting portions connected to auxiliary connecting means on the bonding areas
- H01L2224/40499—Material of the auxiliary connecting means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
- H01L2224/45014—Ribbon connectors, e.g. rectangular cross-section
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45139—Silver (Ag) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45147—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48105—Connecting bonding areas at different heights
- H01L2224/48106—Connecting bonding areas at different heights the connector being orthogonal to a side surface of the semiconductor or solid-state body, e.g. parallel layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/4901—Structure
- H01L2224/4903—Connectors having different sizes, e.g. different diameters
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73221—Strap and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73263—Layer and strap connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
- H01L2224/83862—Heat curing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
- H01L2224/848—Bonding techniques
- H01L2224/84801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
- H01L2224/848—Bonding techniques
- H01L2224/8485—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/84855—Hardening the adhesive by curing, i.e. thermosetting
- H01L2224/84862—Heat curing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85205—Ultrasonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/858—Bonding techniques
- H01L2224/85801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
- H01L23/18—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
- H01L23/24—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L24/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0133—Ternary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0503—13th Group
- H01L2924/05032—AlN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0504—14th Group
- H01L2924/05042—Si3N4
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/053—Oxides composed of metals from groups of the periodic table
- H01L2924/0532—2nd Group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/053—Oxides composed of metals from groups of the periodic table
- H01L2924/0543—13th Group
- H01L2924/05432—Al2O3
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1203—Rectifying Diode
- H01L2924/12035—Zener diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1205—Capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1207—Resistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1301—Thyristor
- H01L2924/13023—IGCT - Integrated Gate Commutated Thyristor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/141—Analog devices
- H01L2924/1426—Driver
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2924/15717—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400 C and less than 950 C
- H01L2924/15724—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2924/15738—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950 C and less than 1550 C
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2924/15738—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950 C and less than 1550 C
- H01L2924/15747—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2924/15763—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550 C
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Materials Engineering (AREA)
- Geometry (AREA)
- Inverter Devices (AREA)
- Structure Of Printed Boards (AREA)
Abstract
本发明提供了一种集成控制电路的功率模块,包括:功率基板;功率器件,该功率器件安装于功率基板上;至少一个控制基板,所述至少一个控制基板承载控制电路,与功率基板电性连接,且以一倾斜角设置于功率基板安装有功率器件的一面;其中,该倾斜角大于或等于45度且小于或等于135度。本发明提供的功率模块,除其中的控制基板与功率基板之间的连接占用模块的水平面积外,仅其中的功率基板占用了模块的水平面积,从而有效地减小了功率模块的水平占用面积,提高了功率模块的功率密度。
Description
技术领域
本发明涉及功率模块,尤其涉及一种集成有控制电路的、高功率密度的功率模块。
背景技术
现有的集成有驱动控制电路的功率模块一般包括功率器件、承载功率器件的功率基板、组成驱动控制电路的控制器件及承载驱动控制电路的控制基板。图1A-图1B分别为两种现有的集成有驱动控制电路的功率模块的示意图。如图1A所示,功率器件11通过焊料焊接至功率基板12上。功率器件11例如为功率半导体芯片,功率基板12例如为直接敷铜陶瓷(Directed Bonded Copper,DBC)基板。控制器件13例如包括:控制功率器件11的驱动器件,驱动所需的电阻、电容及一些其他器件如二极管等。控制器件13一般设置在控制基板14上。控制基板14例如为印刷电路板(Printed Circuit Board,PCB)。除功率基板12实现部分的电气连接之外,功率模块还采用引线连接技术,例如,使用粗铝线、金线等金属线36分别实现功率回路和信号回路的电路连接,及控制基板14与功率基板12之间的电路连接。功率基板12低于控制基板14是为了便于功率基板12的底部与散热器连接,实现功率器件11的散热。图1B所示的功率模块仅采用一块基板15,例如为金属绝缘基板(Insulated Metal Substrate,IMS)。将功率器件11及控制器件13均焊接至该基板15上。图1A与图1B两种结构的功率模块,由于功率器件11与控制器件13均水平布局在各自的基板上,因此所占据的水平面积(Footprint)较大。
现有的集成有解耦电容的控制电路的功率模块一般包括功率器件、承载功率器件的功率基板、解耦电容和二极管及承载解耦电容和二极管的控制基板。图2为现有的集成有解耦电容的控制电路的功率模块的示意图。如图2所示,功率器件11通过焊料焊接至功率基板12上。功率器件11例如为功率半导体芯片,功率基板12例如为直接敷铜基板。解耦电容23和二极管23’设置在控制基板14上,控制基板14例如为印刷电路板。除通过功率基板12实现部分连接外,还采用引线36分别实现功率回路和信号回路的电气连接,及控制基板14与功率基板12之间的电气连接。与图1A及图1B所示的功率模块类似,图2所示的功率模块所占据的水平面积也较大。
发明内容
有鉴于此,本发明提出了一种集成有控制电路的、高功率密度的功率模块,以有效减小模块的水平占用面积。
本发明的额外方面和优点将部分地在下面的描述中阐述,并且部分地将从描述中变得显然,或者可以通过本发明的实践而习得。
本发明提供了一种集成控制电路的功率模块,包括:功率基板;功率器件,功率器件安装于功率基板上;至少一个控制基板,至少一个控制基板承载控制电路,与功率基板电性连接,且以一倾斜角设置于功率基板安装有功率器件的一面;其中,倾斜角大于或等于45度且小于或等于135度。
于一实施例中,功率基板包括至少一层导电布线层,功率器件设置于至少一层导电布线层上。
于另一实施例中,功率基板包括:直接敷铜陶瓷基板、直接敷铝陶瓷基板、低温共烧陶瓷基板、直接电镀铜基板、金属绝缘基板、印刷电路板或引线框架基板。
于再一实施例中,功率器件类型包括:绝缘栅双极型晶体管、金属-氧化物半导体场效应晶体管或集成栅极换流晶闸管。
于再一实施例中,控制电路中的控制器件包括:驱动元件、驱动芯片、稳压管、光耦、电容、电阻、二极管及解耦电容的至少其中之一。
于再一实施例中,至少一个控制基板包括:至少一层导电布线层和至少一层绝缘层,控制电路中的控制器件设置于至少一层导电布线层上。
于再一实施例中,至少一个控制基板包括:印刷电路板、直接敷铜陶瓷基板、直接敷铝陶瓷基板、低温共烧陶瓷基板、直接电镀铜基板或金属绝缘基板。
于再一实施例中,至少一个控制基板包括2层导电布线层,2层导电布线层分别设置于至少一层绝缘层的两侧。
于再一实施例中,2层导电布线层的电流方向相反,以形成反向耦合电磁场。
于再一实施例中,每层导电布线层的厚度大于或等于5微米且小于或等于2毫米。
于再一实施例中,绝缘层的厚度大于或等于5微米且小于或等于2毫米。
于再一实施例中,至少一个控制基板包括1层导电布线层。
于再一实施例中,该功率模块还包括:至少一个中空金属柱和至少一个直插端子;其中至少一个中空金属柱通过连接材料电性连接且固定于功率基板上,至少一个直插端子通过连接材料电性连接且固定于至少一个控制基板上,且至少一个直插端子一一插置于至少一个中空金属柱中。
于再一实施例中,该功率模块还包括:至少一个弹簧接口和至少一个直插端子;其中至少一个弹簧接口通过连接材料电性连接且固定于功率基板上,至少一个直插端子通过连接材料电性连接且固定于至少一个控制基板上,且至少一个直插端子一一插置于至少一个弹簧接口中。
于再一实施例中,该功率模块还包括:至少一个弹簧接口;其中至少一个弹簧接口通过连接材料电性连接且固定于功率基板上,至少一个控制基板一一直接插置于至少一个弹簧接口中。
于再一实施例中,该功率模块还包括:至少一个直插端子;至少一个直插端子通过第一连接材料电性连接且固定于至少一个控制基板上,且至少一个直插端子通过第二连接材料电性连接且固定于功率基板上,其中第一连接材料的适用温度高于第二连接材料的适用温度。
于再一实施例中,该功率模块还包括:至少一个波峰焊接端子;至少一个波峰焊接端子通过第一连接材料电性连接且固定于至少一个控制基板上,且至少一个波峰焊接端子通过第二连接材料电性连接且固定于功率基板上,其中第一连接材料的适用温度高于第二连接材料的适用温度。
于再一实施例中,至少一个控制基板直接焊接于功率基板上。
于再一实施例中,至少一个控制基板的导电布线层包括与功率基板平行的弯折部,弯折部通过连接材料电性连接且固定于功率基板上。
于再一实施例中,至少一个控制基板垂直设置于功率基板安装有功率器件的一面。
于再一实施例中,该功率模块还包括密封材料,密封材料将功率基板、功率器件、至少一个控制基板及控制电路全部包裹于其中。
于再一实施例中,该功率模块还包括外壳,外壳盖合于功率基板安装有功率器件的一面上,且外壳上设置有至少一个卡合机构,至少一个卡合机构用于卡合至少一个控制基板。
于再一实施例中,在至少一个控制基板与至少一个卡合机构接触的位置还涂覆有粘接材料;及在外壳与功率基板接触的位置还涂覆有密封材料。
于再一实施例中,至少一个卡合机构包括安装槽。
于再一实施例中,至少一个卡合机构包括柔性卡扣。
于再一实施例中,外壳、至少一个控制基板与功率基板构成一腔体结构,将功率器件包围于其中。
本发明提供的功率模块,除其中的控制基板与功率基板之间的连接占用模块的水平面积外,仅其中的功率基板占用了模块的水平面积,从而有效地减小了功率模块的水平占用面积,提高了功率模块的功率密度。进一步地,本发明提供的功率模块的优化结构还能降低半导体器(PowerSemiconductor Devices)件的功率损耗及电压应力,从而提高其可靠性和效率。
附图说明
通过参照附图详细描述其示例实施方式,本发明的上述和其它特征及优点将变得更加明显。
图1A-图1B分别为两种现有的集成驱动控制电路的功率模块的示意图。
图2为现有的集成解耦电容控制电路的功率模块的示意图。
图3为根据一示例性实施例示出的集成控制电路的功率模块的侧视图。
图4A-图4C为根据一示例性实施例示出的集成驱动控制电路的半桥IGBT功率模块的示意图。
图5A-图5D为根据一示例性实施例示出的集成解耦电容控制电路的IGBT功率模块的示意图。
图6A-图6B为根据一示例性实施例示出的同时集成驱动控制电路及解耦电容控制电路的IGBT功率模块的示意图。
图7A-图7D分别为根据几个示例性实施例示出的集成几种不同控制电路的IGBT功率模块的电路拓扑结构图。
图8为带有寄生参数的半桥模块的电路拓扑结构图。
图9A-图9G分别为根据几个示例性实施例示出的控制基板与功率基板之间几种不同连接方式的示意图。
图10为根据一示例性实施例示出的具有塑封结构的功率模块的示意图。
图11A和图11B分别为根据一示例性实施例示出的外壳上带有安装槽的功率模块的侧视图和俯视图。
图12A和图12B分别为根据一示例性实施例示出的控制基板作为外壳一部分的功率模块的侧视图和俯视图。
图13A和图13B分别为根据一示例性实施例示出的带有柔性卡扣的功率模块的两种状态下的俯视图。
具体实施方式
现在将参考附图更全面地描述示例实施方式。然而,示例实施方式能够以多种形式实施,且不应被理解为限于在此阐述的实施方式;相反,提供这些实施方式使得本发明将全面和完整,并将示例实施方式的构思全面地传达给本领域的技术人员。在图中相同的附图标记表示相同或类似的结构,因而将省略对它们的重复描述。
所描述的特征、结构或特性可以以任何合适的方式结合在一个或更多实施方式中。在下面的描述中,提供许多具体细节从而给出对本发明的实施方式的充分理解。然而,本领域技术人员应意识到,没有所述特定细节中的一个或更多,或者采用其它的方法、组元料等,也可以实践本发明的技术方案。在其它情况下,不详细示出或描述公知结构或者操作以避免模糊本发明。
图3为根据一示例性实施例示出的集成控制电路的功率模块的侧视图。如图3所示,该功率模块3包括:功率器件31、功率基板32、控制器件33及控制基板34。其中,功率器件31安装于功率基板32上。控制基板34承载由控制器件33组成的控制电路,并与功率基板32电性连接。功率基板32水平放置。控制基板34垂直于功率基板32设置,并设置在功率基板32安装有功率器件31的一面上。控制器件33组成的控制电路用于控制功率器件31。功率基板32至少包括一层导电布线层321。功率器件31放置于导电布线层321上。控制基板34至少包括导电布线层341和绝缘层342。控制器件33放置于导电布线层341上。功率器件31和控制器件33均通过连接材料35连接至功率基板32的导电布线层321及控制基板34的导电布线层341上。功率器件31顶部的连接结构36实现了其与功率基板32的电气连接。从该结构中可以看出,该结构仅功率基板占用模块的水平面积。
功率基板32水平放置,便于安装至散热器(图中未示出)进行散热。功率基板32可以是DBC基板,这是由于功率模块中主要的发热元件为功率半导体芯片,并且通过电流较大,而DBC基板可通大电流、散热良好以及可靠性高。此外,功率基板32还可以是DBA(Direct BondingAluminum,直接敷铝陶瓷)基板、LTCC(Low-Temperature Co-fired Ceramic,低温共烧陶瓷)基板、DPC(Direct Plated Copper,直接电镀铜)基板、IMS(Insulated Metal Substrate,金属绝缘基板)基板、PCB、LF(Lead Frame,引线框架)等。
控制基板34可以是PCB,这是由于PCB布线密度高、布线灵活以及成本较低。此外,控制基板34还可以是以上除LF之外的其他基板类型。
功率器件31可以是IGBT,MOSFET,IGCT等功率半导体芯片。
功率基板32及控制基板34中的导电布线层321及341包括:金、银、铜、铜铝覆合材料、金-铂、钯-金、钯-银、铂-银和钯-铜-银等材料。绝缘层342包括:Al2O3、AlN、Si3N4、BeO等陶瓷,还可以为环氧基或硅基类有机材料。
上述连接材料35可以是焊料,金属间化合物(IMC,Intermetaliccompound),也包括低温烧结材料(如银、铜焊膏等可在低温下进行烧结实现芯片与基板之间互联的材料)、导电银胶等材料。
功率器件31顶部的连接结构36可通过引线键合技术或无引线键合技术实现。引线键合技术采用铝线、铜线、铝铜复合线、金线等材质通过超声键合实现电气连接。无引线键合技术包括铝带连接(Al ribbon bonding),金属直接连接(metal-metal direct bonding)、铜弹片连接(Cu Clip bonding)(中文)技术实现。其中,铝带连接技术中通过超声键合实现;金属直接连接技术采用超声焊接工艺,金属可以为Ag,Cu,Al,Au等;铜弹片连接技术使用连接材料实现铜弹片与芯片和基板导电布线层的电气连接,其中使用的连接材料也包括焊料、低温烧结材料(如银、铜焊膏等可在低温下进行烧结实现芯片与基板之间互联的材料)、导电银胶等材料等。
图4A-图4C为根据一实施例示出的集成驱动控制电路的半桥IGBT功率模块的示意图。其中图4A为该功率模块采用单面驱动控制基板时的侧视图,图4B为该功率模块采用双面驱动控制基板时的侧视图,图4C为该功率模块的电路拓扑结构。如图4A-4C所示,该功率模块4包括:功率器件31、控制器件43、功率基板32及控制基板34。其中每个功率器件31各包括一个IGBT芯片(T1或T2)和一个二极管(D1或D2)。控制器件43包括控制功率器件31的驱动器件,例如驱动所需电阻、电容,以及一些其他器件如二极管、稳压管、光耦等。控制器件43通过放置于控制基板34,组成驱动单元DR1和DR2,分别驱动IGBT芯片T1和T2。
控制器件43包括:驱动元件、驱动芯片、稳压管、光耦、电容、电阻或二极管等。
如图4C的拓扑结构所示,功率IGBT芯片T1,T2串联连接,并分别反向并联二极管D1,D2;T1的集极C1连接至Vbus+,发射极E1连接至T2的集极C2和phase端;T2的发射极E2连接至Vbus-;驱动单元DR1连接至IGBT芯片T1的栅极G1和发射极E1之间;驱动单元DR2连接至IGBT芯片T2的栅极G2和发射极E2之间。
具体而言,IGBT芯片T1和T2的底部(即集极)通过连接材料35连接至功率基板32的导电布线层321的Vbus+端和Phase端;IGBT芯片T1和T2的顶端发射极通过顶部连接结构36分别连接至导电布线层321的Phase端和Vbus-端;功率芯片T1和T2的顶端栅极通过顶部连接结构36分别连接至导电布线层321的栅极G1和G2,从而实现电气连接。带有驱动单元DR1和DR2的控制基板34分别垂直于功率基板32,并电气连接于导电布线层321的G1、E1端和G2、E2端。
组成驱动单元中DR1和DR2的控制器件43焊接至控制基板34的导电布线层341上,可以在控制基板34的一侧(如图4A),也可以在双侧(如图4B)。
图5A-图5D为根据一实施例示出的集成解耦电容控制电路的IGBT功率模块的示意图。其中图5A为该功率模块采用单面驱动控制基板时的侧视图,图5B为该功率模块采用双面驱动控制基板时的侧视图,图5C为该功率模块的电路拓扑结构,图5D为图5B的俯视图。如图5A-图5D所示,该功率模块5包括:功率器件31、功率基板32、控制器件53及控制基板54。其中功率器件31各包括一个功率IGBT芯片(T1或T2)和一个二极管芯片(D1或D2),组成控制电路的控制器件53包括解耦电容C及二极管D。控制基板54可选的基板类型同控制基板34,在此不再赘述。
如图5C的拓扑结构图所示,功率IGBT芯片T1、T2串联连接,并分别各反向并联二极管D1、D2。T1的集极C1连接至Vbus+,发射极E1连接至T2的集极C2和phase端;T2的发射极E1连接至Vbus-。控制电路包括电容C和二极管D的串联电路,且并联至功率IGBT芯片T1和T2串联支路的两端。其中解耦电容C一端与二极管D阳极连接,另一端与Vbus+端连接,二极管的阴极连接至Vbus-端。
具体而言,如图5A、图5B及图5D所示,带有解耦电容C的控制基板54至少包括导电布线层541和绝缘层532。IGBT芯片T1和T2的集极通过连接材料35封装至功率基板32的导电布线层321的Vbus+端和Phase端。功率芯片T1和T2的顶端发射极通过顶部连接结构36分别连接至导电布线层321的Phase端和Vbus-端。功率芯片T1和T2的顶端栅极通过顶部连接结构36分别连接至导电布线层321的栅极G1和G2,以实现电气连接。控制电路中的控制器件53焊接至控制基板54的导电布线层541上。控制基板54垂直连接至功率基板32上,并电气连接于导电布线层321的G1、E1端和G2、E2端。
如图5B所示的侧视图,带有解耦电容C的控制基板54还可包括另一导电布线层543,控制基板54的绝缘层542设置于两个导电布线层541、543之间。当功率器件31工作时,导电布线层541和导电布线层543的电流方向相反。在导电布线层541和543之间形成反向耦合电磁场,可进一步降低主回路的寄生电感。两个导电布线层541和543的寄生电感值与两个导电布线层541和543的重叠面积成反比,重叠面积越大,寄生电感越小;两导电布线层541和543的寄生电感值与量导电布线层的间距成正比,间距越小,寄生电感越小。
图6A-图6B为根据一实施例示出的同时集成驱动控制电路及解耦电容控制电路的IGBT功率模块的示意图。其中图6A为该功率模块的侧视图,图6B为该功率模块的电路拓扑结构。如图6A-图6B所示,该功率模块6包括:功率器件31、功率基板32、组成驱动控制电路的控制器件43、组成解耦电容控制电路的控制器件53、承载驱动控制电路的控制基板34及承载解耦电容控制电路的控制基板54。其中,承载驱动控制电路的控制基板34和承载解耦电容控制电路的控制基板54均垂直连接于功率基板32上,除其中的控制基板54与功率基板32之间的连接占用模块的水平面积外,只有功率基板32占据了水平面积。
如前所述,控制基板54的导电布线层541和导电布线层543的寄生电感量与两者间距成正比,即控制基板54的绝缘层542厚度越小,寄生电感越小;而另一方面绝缘层542的厚度受到材料加工的工艺限制,绝缘层542的厚度越小,越难实现生产。综合考虑以上两点,绝缘层542的厚度范围选择为5um~2mm。导电布线层541和543的厚度与导通电流、工艺限制及成本相关。导电布线层541和543越厚,可承受的导通电流越大,成本越高;另一方面受工艺限制,导电布线层541和543越厚必须在可生产的范围内。综上导电布线层541和543的厚度范围选择为5um~2mm。
此外,上述各实施例中的控制基板虽然均以垂直于功率基板的方式示出,但为了进一步降低功率模块的高度,提高功率密度,也控制基板也可以以一倾斜角α设置于功率基板上。但倾斜角α过小或过大,驱动回路均易受主回路电磁干扰,影响开关特性。另外,各控制基板与功率基板之间的连接有一定难度。因此要求倾斜角度α为45~135度。
本发明实施例提供的功率模块,除了可以集成有上述几种控制电路外,还可以集成其他控制电路。图7A-图7D分别示出了集成几种不同控制电路的IGBT功率模块的电路拓扑结构。
其中,如图7A所示,与图5C所示的电路拓扑结构图相比,控制电路7a仅包括解耦电容C,两端分别连接至Vbus+和Vbus-端。解耦电容C仅安置于控制基板54的导电布线层541或543上。
图7B为带有有源嵌位元的半桥功率电路拓扑结构图。与图5C所示的半桥电路相同,仅将原来的二极管D替换为MOSFET S。控制电路7b中的电容C和MOSFET S可安置于控制基板54的导电布线层541及导电布线层543上,也可只安置于至导电布线层541或者导电布线层543的其中之一。解耦电容C一端与MOSFET S的漏极连接,另一端连接至Vbus+,MOSFET S的源极连接至Vbus-端。
图7C为带有吸收电容的D型三电平功率电路拓扑结构图。如图7C所示,功率器件31包括:功率芯片T1、T2、T3、T4、分别与其并联的二极管D1、D2、D3、D4及二极管D5、D6。控制电路7c包括电容C1及C2。其中功率芯片T1~T4串联;二极管D5,D6串联,D5的阴极连接至T2的集极;D6的阳极连接至T3的发射极。T1、T2、T3及T4串联形成的支路与C1和C2串联形成的支路并联;二极管D5,D6串联连接后与T2和T3串联形成的支路并联;C1和C2串联连接的公共端与D5和D6串联连接的公共端相连。
对于图7C所示的结构,可采用本发明图5A所示的封装结构,将功率芯片(T1~T4,D1~D4,D5,D6)安置于功率基板32的导电布线层321上。吸收电容C1及C2安置于控制基板54的导电布线层541上。也可以采用图5B的封装结构,将电容C1及C2均放置于导电布线层541或543上,也可将电容C1及C2分别放置于导电布线层541和543上。针对T1、D5和C1组成的回路,电容C1可以降低开关过程中T1的集电极和D5的阳极之间的电压尖峰;当T1导通,D5阻断时,电容C1用于降低D5的两极之间的电压;当D5导通,T1断开时,电容C1用于降低T1的集极和发射极之间的电压。针对T4、D6和C2组成的回路,电容C2可以降低T4发射极和D6阴极之间的电压尖峰;当T4导通,D6阻断时,电容C2用于降低D6的两极之间的电压;当D6导通,T4断开时,电容C2用于降低T4的集极和发射极之间的电压。
图7D为带有吸收电容的T型三电平功率电路拓扑结构图。如图7D所示,功率器件31包括功率芯片T1、T2、T3、T4及分别与其并联的二极管D1、D2、D3、D4。控制电路7d包括电容C1和C2。其中功率芯片T1与T2串联,该串联支路与电容C1、C2串联连接形成的支路并联;功率芯片T3与T4串联连接,该串联支路连接于C1、C2串联连接的公共端和T1、T2串联连接的公共端之间。
对于图7D所示的结构,可采用本发明图5A的封装结构,将功率芯片安置于功率基板32的导电布线层321上;吸收电容C1及C2安置于控制基板54的导电布线层541上。也可以采用图5B的封装结构,将C1及C2均置于导电布线层541或543上,也可将C1及C2分别置于导电布线层541和543上。
本发明提供的功率模块,除其中的控制基板与功率基板之间的连接占用模块的水平面积外,仅其中的功率基板占用了模块的水平面积,从而有效地减小了功率模块的水平占用面积,提高了功率模块的功率密度。
以半桥模块为例,介绍由于封装带来的寄生参数对功率模块特性的影响。图8为带有寄生参数的半桥模块的电路拓扑结构图。其中,栅极寄生电感Lg1和Lg2分别构成功率芯片T1和T2的部分驱动回路电感,越大会增加T1/T2的开关时间和开关损耗。Lm1和Lm2为解耦电容与功率芯片之间的寄生电感,越大会增加功率芯片T1和T2的电压尖峰。
因此,提高功率模块的开关速度、降低损耗,需要驱动回路尽可能小,即减小控制电路和功率基板的连接距离,以减小栅极寄生电感Lg1和Lg2。例如,可通过将驱动控制电路设置于对应的功率器件附近,如图5D所示,将控制基板54置于功率器件门极G1,G2附近,以减小寄生电感Lg1和Lg2。为了降低功率模块中功率器件的电压尖峰以提高可靠性,可将带有解耦电容的控制电路设置于功率器件附近,例如如图5A-图5B或图6A所示,将控制基板54置于两个功率器件31之间,以减小寄生电感Lm1和Lm2。
为了进一步减小Lg1与Lg2及Lm1和Lm2,以降低功率器件的开关损耗及电压尖峰,提高功率模块的工作效率和可靠性,本发明提出以下几种控制基板和功率基板的连接方式,分别如图9A-图9G所示。需要说明的是,在下述的几种连接方式中,均仅以集成驱动控制电路的控制基板与功率基板的连接为例,但下述的连接方式同样适用于集成其他控制电路的控制基板与功率基板的连接方式,所述的其他控制电路包括但不限于上述任一种控制电路。
如图9A所示,控制基板34通过直插端子971和中空金属柱972与功率基板32连接。首先,将直插端子971采用连接材料35安置至控制基板34上;然后,中空金属柱972采用连接材料35安置于功率基板32上;最后将控制基板34上的直插端子971植入功率基板32上的中空金属柱972中,以实现控制基板34和功率基板32的机械和电气连接。其中,中空金属柱972的中空位置与控制基板34上的直插端子971的位置一一对应,中空金属柱972的中空尺寸与直插端子971的尺寸过盈配合。所采用的连接材料35同前述芯片的连接材料35相同,在此不再赘述;直插端子971可以为Cu或合金等;中空金属柱972可以为Cu、Al、合金等。
控制基板34的线路和功率基板32的线路连接距离产生的寄生电感属于栅极寄生电感Lg的一部分。通过上述的连接方式,垂直设置的控制基板34到水平设置的功率基板32上的线路距离很小,从而可以实现更小的栅极寄生电感Lg。
如图9B所示的连接方式中,可以将中空金属柱972替换为弹簧接口973,其实现方法同上,在此不再赘述。其中,弹簧接口973的位置与控制基板34的直插端子971的位置一一对应,且弹簧接口973的尺寸与直插端子971的尺寸过盈配合。
以上两种结构中分别引入中空金属柱972与弹簧973,结构较为复杂。因此,还可将控制基板34直接通过弹簧接口973连接至功率基板32上,具体如图9C所示。首先,将控制器件43采用连接材料35安置至控制基板34上;然后,弹簧接口973采用连接材料35安置于功率基板32上;最后直接将控制基板34***弹簧接口973。该结构去掉了直插端子,从而可以得到更小的栅极电感Lg。
另外,如图9D所示,还可以将直插端子971直接焊接至功率基板32上,以实现连接。首先,将控制器件43和直插端子971采用高温连接材料351安置至控制基板34上;然后,将带有直插端子971的控制基板34通过低温连接材料352安置于功率基板32上。去掉了中空金属柱972以及弹簧接口973,该结构的栅极电感Lg比图9C所示结构的Lg更小。该连接结构要求低温连接材料352将直插端子971连接至功率基板32的连接温度低于高温连接材料351的熔点或玻璃化温度。
以上直插端子的路径仍较长,为进一步减小栅极电感Lg,还可如图9E所示,使用波峰焊接端子974替代直插端子971。或者,也可如图9F所示,去掉波峰焊接端子974,直接将控制基板34焊接至功率基板32上。
此外,控制基板上的导电布线层也可用于连接功率基板。如图9G所示,首先将控制器件43采用高温连接材料351安置至控制基板34上;然后,将控制基板34上折弯的导电布线层971和343通过低温连接材料352安置于功率基板32上。对应的控制基板34一般为DBC基板,但本发明不仅限于此。
需要说明的是,图9A-图9G中控制基板34与功率基板32的连接方式适用于控制基板34为多层(大于或等于两层)基板的情况,而对于单层的控制基板34与功率基板32连接的情况,则仅可采用图9A-图9D中所示的连接方式。
采用上述几种控制基板与功率基板的连接方式,均能实现较小的连接路径。对于集成驱动控制电路的功率模块,能够减小栅极寄生电感Lg1和Lg2,减少功率器件的功率损耗,从而提高效率;而对于集成解耦电容控制电路的功率模块,能够减小回路的寄生电感Lm1和Lm2,降低电压应力,从而提高模块可靠性。
应用环境或运输条件要求功率模块能够耐受振动。仅依靠控制基板与功率基板的连接,连接处有失效风险,因此有必要对控制基板进行更为可靠的固定。
图10为具有塑封结构的功率模块的示意图。对于塑封结构的功率模块,其中填充有密封材料118。由于密封材料118具有良好的机械强度,能够对控制基板提供良好的机械支撑,而无需额外添加其他机械结构以固定控制基板。
而对于带外壳封装的功率模块,可在外壳上加工针对控制基板的安装槽。图11A和图11B分别为根据一示例性实施例示出的外壳上带有安装槽的功率模块的侧视图和俯视图。为简单起见,图11B所示的俯视图中仅示意了控制基板34与外壳110上的安装槽S及粘接材料119。需要说明的是,图11A和图11B中均以仅集成驱动控制电路的功率模块为例,但本发明不以此为限。该结构包括控制基板34、功率基板32、带有安装槽S的外壳110、密封材料118以及粘接材料119。首先,在控制基板34的侧边,即与安装槽S接触的位置涂覆粘接材料119;然后,在外壳110的底部与功率基板32接触的位置涂覆密封材料118;最后,将外壳110的安装槽S置于控制基板34的正上方,从上向下安装,从而将控制基板34卡入安装槽S内,再对密封材料118与粘接材料119进行固化处理,固定控制基板34的侧面,以改善控制基板34的机械稳定性。
其中粘接材料119可以为有机硅类树脂、硫化硅橡胶及环氧树脂等。其成分中还可加入填料以调整其物理特性。内部填料可以为石英、氧化铝、氢氧化铝、氧化锌及氮化硼等。粘接材料要求固化后粘接强度>100Pa,硬度为邵氏A10以上。
此外,在外壳110上开有至少一小孔1101,用于引出端子或点胶。在模块内部,还可以填充例如有机硅胶等材质的填充物1102,进一步固定、保护其内部器件。
控制基板还可以作为外壳的一部分。图12A和图12B分别为根据一示例性实施例示出的控制基板作为外壳一部分的功率模块的侧视图和俯视图。同样地,为简单起见,图12B所示的俯视图中仅示意了控制基板34与外壳110上的安装槽S及粘接材料119。需要说明的是,图12A和图12B中均以仅集成驱动控制电路的功率模块为例,但本发明不以此为限。如图12A和图12B所示,该结构不仅需在控制基板34的侧边与安装槽S接触的位置涂覆粘接材料119,还要在控制基板34与功率基板32的连接处涂覆密封材料118,以确保后续用于保护功率芯片的有机硅胶1102不会溢出。
同样地,外壳110上开有至少一小孔1101,用于引出端子或点胶。
除外壳加工安装槽之外,还可以在控制基板上安置柔性卡扣。图13A和图13B分别为根据一示例性实施例示出的带有柔性卡扣的功率模块的两种状态下的俯视图。同样地,为简单起见,图13A和图13B所示的俯视图中仅示意了控制基板34、柔性卡扣J、外壳110及粘接材料119。与图11A和图11B所示的功率模块的安装方式不同,将外壳110从左或右方向推向带有柔性卡扣J的控制基板34,以通过柔性卡扣J卡合控制基板34。此外,柔性卡扣J还可加工于外壳110上(图中未示出)。
以上具体地示出和描述了本发明的示例性实施方式。应该理解,本发明不限于所公开的实施方式,相反,本发明意图涵盖包含在所附权利要求范围内的各种修改和等效置换。
Claims (26)
1.一种集成控制电路的功率模块,其特征在于,包括:
功率基板;
功率器件,所述功率器件安装于所述功率基板上;
至少一个控制基板,所述至少一个控制基板承载所述控制电路,与所述功率基板电性连接,且以一倾斜角设置于所述功率基板安装有所述功率器件的一面;
其中,所述倾斜角大于或等于45度且小于或等于135度。
2.根据权利要求1所述的功率模块,其中所述功率基板包括至少一层导电布线层,所述功率器件设置于所述至少一层导电布线层上。
3.根据权利要求2所述的功率模块,其中所述功率基板包括:直接敷铜陶瓷基板、直接敷铝陶瓷基板、低温共烧陶瓷基板、直接电镀铜基板、金属绝缘基板、印刷电路板或引线框架基板。
4.根据权利要求1所述的功率模块,其中所述功率器件类型包括:绝缘栅双极型晶体管、金属-氧化物半导体场效应晶体管或集成栅极换流晶闸管。
5.根据权利要求1所述的功率模块,其中所述控制电路中的控制器件包括:驱动元件、驱动芯片、稳压管、光耦、电容、电阻、二极管及解耦电容的至少其中之一。
6.根据权利要求1所述的功率模块,其中所述至少一个控制基板包括:至少一层导电布线层和至少一层绝缘层,所述控制电路中的控制器件设置于所述至少一层导电布线层上。
7.根据权利要求6所述的功率模块,其中所述至少一个控制基板包括:印刷电路板、直接敷铜陶瓷基板、直接敷铝陶瓷基板、低温共烧陶瓷基板、直接电镀铜基板或金属绝缘基板。
8.根据权利要求6所述的功率模块,其中所述至少一个控制基板包括2层导电布线层,所述2层导电布线层分别设置于所述至少一层绝缘层的两侧。
9.根据权利要求8所述的功率模块,其中所述2层导电布线层的电流方向相反,以形成反向耦合电磁场。
10.根据权利要求8所述的功率模块,其中所述每层导电布线层的厚度大于或等于5微米且小于或等于2毫米。
11.根据权利要求8所述的功率模块,其中所述绝缘层的厚度大于或等于5微米且小于或等于2毫米。
12.根据权利要求6所述的功率模块,其中所述至少一个控制基板包括1层导电布线层。
13.根据权利要求8或12所述的功率模块,还包括:至少一个中空金属柱和至少一个直插端子;其中所述至少一个中空金属柱通过连接材料电性连接且固定于所述功率基板上,所述至少一个直插端子通过所述连接材料电性连接且固定于所述至少一个控制基板上,且所述至少一个直插端子一一插置于所述至少一个中空金属柱中。
14.根据权利要求8或12所述的功率模块,还包括:至少一个弹簧接口和至少一个直插端子;其中所述至少一个弹簧接口通过连接材料电性连接且固定于所述功率基板上,所述至少一个直插端子通过所述连接材料电性连接且固定于所述至少一个控制基板上,且所述至少一个直插端子一一插置于所述至少一个弹簧接口中。
15.根据权利要求8或12所述的功率模块,还包括:至少一个弹簧接口;其中所述至少一个弹簧接口通过连接材料电性连接且固定于所述功率基板上,所述至少一个控制基板一一直接插置于所述至少一个弹簧接口中。
16.根据权利要求8或12所述的功率模块,还包括:至少一个直插端子;所述至少一个直插端子通过第一连接材料电性连接且固定于所述至少一个控制基板上,且所述至少一个直插端子通过第二连接材料电性连接且固定于所述功率基板上,其中所述第一连接材料的适用温度高于所述第二连接材料的适用温度。
17.根据权利要求8所述的功率模块,还包括:至少一个波峰焊接端子;所述至少一个波峰焊接端子通过第一连接材料电性连接且固定于所述至少一个控制基板上,且所述至少一个波峰焊接端子通过第二连接材料电性连接且固定于所述功率基板上,其中所述第一连接材料的适用温度高于所述第二连接材料的适用温度。
18.根据权利要求8所述的功率模块,其中所述至少一个控制基板直接焊接于所述功率基板上。
19.根据权利要求8所述的功率模块,其中所述至少一个控制基板的导电布线层包括与所述功率基板平行的弯折部,所述弯折部通过连接材料电性连接且固定于所述功率基板上。
20.根据权利要求1所述的功率模块,其中所述至少一个控制基板垂直设置于所述功率基板安装有所述功率器件的一面。
21.根据权利要求1所述的功率模块,还包括密封材料,所述密封材料将所述功率基板、所述功率器件、所述至少一个控制基板及所述控制电路全部包裹于其中。
22.根据权利要求1所述的功率模块,还包括外壳,所述外壳盖合于所述功率基板安装有所述功率器件的一面上,且所述外壳上设置有至少一个卡合机构,所述至少一个卡合机构用于卡合所述至少一个控制基板。
23.根据权利要求22所述的功率模块,其中在所述至少一个控制基板与所述至少一个卡合机构接触的位置还涂覆有粘接材料;及在所述外壳与所述功率基板接触的位置还涂覆有密封材料。
24.根据权利要求22所述的功率模块,其中所述至少一个卡合机构包括安装槽。
25.根据权利要求22所述的功率模块,其中所述至少一个卡合机构包括柔性卡扣。
26.根据权利要求24或25所述的功率模块,其中所述外壳、所述至少一个控制基板与所述功率基板构成一腔体结构,将所述功率器件包围于其中。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510400779.0A CN106340513B (zh) | 2015-07-09 | 2015-07-09 | 一种集成控制电路的功率模块 |
US15/151,730 US9887183B2 (en) | 2015-07-09 | 2016-05-11 | Power module with the integration of control circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510400779.0A CN106340513B (zh) | 2015-07-09 | 2015-07-09 | 一种集成控制电路的功率模块 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN106340513A true CN106340513A (zh) | 2017-01-18 |
CN106340513B CN106340513B (zh) | 2019-03-15 |
Family
ID=57731583
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201510400779.0A Active CN106340513B (zh) | 2015-07-09 | 2015-07-09 | 一种集成控制电路的功率模块 |
Country Status (2)
Country | Link |
---|---|
US (1) | US9887183B2 (zh) |
CN (1) | CN106340513B (zh) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108666308A (zh) * | 2018-06-19 | 2018-10-16 | 清华大学 | 柔性集成封装*** |
CN109921628A (zh) * | 2019-03-22 | 2019-06-21 | 上海科世达-华阳汽车电器有限公司 | 一种电源模块、电源装置和汽车 |
CN110783278A (zh) * | 2019-11-04 | 2020-02-11 | 汉斯自动化科技(江苏)有限公司 | 功率半导体模块衬底 |
CN113141122A (zh) * | 2020-01-20 | 2021-07-20 | 珠海格力电器股份有限公司 | 一种智能功率模块及其制备方法 |
CN113660776A (zh) * | 2020-05-12 | 2021-11-16 | 台湾爱司帝科技股份有限公司 | 图像显示器及其拼接式电路承载与控制模块 |
WO2022160415A1 (zh) * | 2021-01-28 | 2022-08-04 | 华进半导体封装先导技术研发中心有限公司 | 一种半导体封装结构及其制造方法、半导体器件 |
WO2023272528A1 (zh) * | 2021-06-29 | 2023-01-05 | 西门子股份公司 | 功率开关模块以及包括该功率开关模块的变流器 |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102034717B1 (ko) * | 2013-02-07 | 2019-10-21 | 삼성전자주식회사 | 파워모듈용 기판, 파워모듈용 터미널 및 이들을 포함하는 파워모듈 |
US10163687B2 (en) * | 2015-05-22 | 2018-12-25 | Qualcomm Incorporated | System, apparatus, and method for embedding a 3D component with an interconnect structure |
US9922912B1 (en) * | 2016-09-07 | 2018-03-20 | Infineon Technologies Americas Corp. | Package for die-bridge capacitor |
US11696417B2 (en) * | 2017-01-13 | 2023-07-04 | Wolfspeed, Inc. | High power multilayer module having low inductance and fast switching for paralleling power devices |
US10749443B2 (en) * | 2017-01-13 | 2020-08-18 | Cree Fayetteville, Inc. | High power multilayer module having low inductance and fast switching for paralleling power devices |
GB2563186A (en) * | 2017-01-30 | 2018-12-12 | Yasa Motors Ltd | Semiconductor arrangement |
JP6770456B2 (ja) * | 2017-02-17 | 2020-10-14 | ルネサスエレクトロニクス株式会社 | 電子装置 |
JP2018170362A (ja) * | 2017-03-29 | 2018-11-01 | 株式会社東芝 | 半導体モジュール |
US11658109B2 (en) * | 2017-07-14 | 2023-05-23 | Shindengen Electric Manufacturing Co., Ltd. | Electronic module |
US10453820B2 (en) * | 2018-02-07 | 2019-10-22 | Micron Technology, Inc. | Semiconductor assemblies using edge stacking and methods of manufacturing the same |
US11178772B2 (en) * | 2018-03-29 | 2021-11-16 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Component carrier connected with a separate tilted component carrier for short electric connection |
CN110753486B (zh) * | 2018-07-24 | 2024-02-20 | 广东美的制冷设备有限公司 | 高集成智能功率模块和空调器 |
DE102018129411A1 (de) * | 2018-11-22 | 2020-05-28 | Dr. Ing. H.C. F. Porsche Aktiengesellschaft | Verfahren und System zu einer Entwärmung bei einer Stromkompensationsschaltung |
US11758697B2 (en) * | 2019-09-26 | 2023-09-12 | Ohio State Innovation Foundation | Low inductance power module with vertical power loop structure and insulated baseplates |
US11632860B2 (en) * | 2019-10-25 | 2023-04-18 | Infineon Technologies Ag | Power electronic assembly and method of producing thereof |
JP7438021B2 (ja) * | 2020-05-19 | 2024-02-26 | 三菱電機株式会社 | 半導体装置 |
DE102022208580A1 (de) | 2022-08-18 | 2023-07-06 | Zf Friedrichshafen Ag | Halbbrückenmodul |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5825082A (en) * | 1993-08-13 | 1998-10-20 | Kabushiki Kaisha Toshiba | Semiconductor device in which a first resin-encapsulated package is mounted on a second resin-encapsulated package |
US20030067065A1 (en) * | 2001-09-17 | 2003-04-10 | Fairchild Korea Semiconductor Ltd. | Three-dimensional power semiconductor module and method of manufacturing the same |
CN201355872Y (zh) * | 2009-01-15 | 2009-12-02 | 程海梅 | 一种低电磁辐射的平面状发热体 |
CN102832191A (zh) * | 2011-06-17 | 2012-12-19 | 三星电机株式会社 | 功率模块封装和具有该功率模块封装的***模块 |
CN103839931A (zh) * | 2012-11-26 | 2014-06-04 | 西安威正电子科技有限公司 | 双芯片的双面封转结构 |
CN204206608U (zh) * | 2014-12-08 | 2015-03-11 | 金龙机电股份有限公司 | 一种fpc板 |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE4418426B4 (de) * | 1993-09-08 | 2007-08-02 | Mitsubishi Denki K.K. | Halbleiterleistungsmodul und Verfahren zur Herstellung des Halbleiterleistungsmoduls |
US5530623A (en) * | 1993-11-19 | 1996-06-25 | Ncr Corporation | High speed memory packaging scheme |
US5629839A (en) * | 1995-09-12 | 1997-05-13 | Allen-Bradley Company, Inc. | Module interconnect adapter for reduced parasitic inductance |
EP0884781A3 (en) * | 1997-06-12 | 1999-06-30 | Hitachi, Ltd. | Power semiconductor module |
JP4027558B2 (ja) * | 2000-03-03 | 2007-12-26 | 三菱電機株式会社 | パワーモジュール |
JP2002158328A (ja) * | 2000-11-17 | 2002-05-31 | Mitsubishi Electric Corp | 電力用半導体装置 |
US20060267705A1 (en) * | 2005-05-25 | 2006-11-30 | Schumacher Richard A | Electrical conductor for signal transmission |
JP2007209184A (ja) * | 2006-02-06 | 2007-08-16 | Mitsubishi Electric Corp | 電力変換装置 |
KR101203466B1 (ko) * | 2006-04-20 | 2012-11-21 | 페어차일드코리아반도체 주식회사 | 전력 시스템 모듈 및 그 제조 방법 |
US8076696B2 (en) * | 2009-10-30 | 2011-12-13 | General Electric Company | Power module assembly with reduced inductance |
US9391055B2 (en) * | 2012-12-05 | 2016-07-12 | Lockheed Martin Corporation | Power module having stacked substrates arranged to provide tightly-coupled source and return current paths |
-
2015
- 2015-07-09 CN CN201510400779.0A patent/CN106340513B/zh active Active
-
2016
- 2016-05-11 US US15/151,730 patent/US9887183B2/en active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5825082A (en) * | 1993-08-13 | 1998-10-20 | Kabushiki Kaisha Toshiba | Semiconductor device in which a first resin-encapsulated package is mounted on a second resin-encapsulated package |
US20030067065A1 (en) * | 2001-09-17 | 2003-04-10 | Fairchild Korea Semiconductor Ltd. | Three-dimensional power semiconductor module and method of manufacturing the same |
CN201355872Y (zh) * | 2009-01-15 | 2009-12-02 | 程海梅 | 一种低电磁辐射的平面状发热体 |
CN102832191A (zh) * | 2011-06-17 | 2012-12-19 | 三星电机株式会社 | 功率模块封装和具有该功率模块封装的***模块 |
CN103839931A (zh) * | 2012-11-26 | 2014-06-04 | 西安威正电子科技有限公司 | 双芯片的双面封转结构 |
CN204206608U (zh) * | 2014-12-08 | 2015-03-11 | 金龙机电股份有限公司 | 一种fpc板 |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108666308A (zh) * | 2018-06-19 | 2018-10-16 | 清华大学 | 柔性集成封装*** |
CN109921628A (zh) * | 2019-03-22 | 2019-06-21 | 上海科世达-华阳汽车电器有限公司 | 一种电源模块、电源装置和汽车 |
CN110783278A (zh) * | 2019-11-04 | 2020-02-11 | 汉斯自动化科技(江苏)有限公司 | 功率半导体模块衬底 |
CN110783278B (zh) * | 2019-11-04 | 2023-05-12 | 汉斯自动化科技(江苏)有限公司 | 功率半导体模块衬底 |
CN113141122A (zh) * | 2020-01-20 | 2021-07-20 | 珠海格力电器股份有限公司 | 一种智能功率模块及其制备方法 |
CN113660776A (zh) * | 2020-05-12 | 2021-11-16 | 台湾爱司帝科技股份有限公司 | 图像显示器及其拼接式电路承载与控制模块 |
US11864320B2 (en) | 2020-05-12 | 2024-01-02 | Asti Global Inc., Taiwan | Image display and combined-type circuit carrying and controlling module thereof |
WO2022160415A1 (zh) * | 2021-01-28 | 2022-08-04 | 华进半导体封装先导技术研发中心有限公司 | 一种半导体封装结构及其制造方法、半导体器件 |
WO2023272528A1 (zh) * | 2021-06-29 | 2023-01-05 | 西门子股份公司 | 功率开关模块以及包括该功率开关模块的变流器 |
Also Published As
Publication number | Publication date |
---|---|
US9887183B2 (en) | 2018-02-06 |
CN106340513B (zh) | 2019-03-15 |
US20170012030A1 (en) | 2017-01-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN106340513B (zh) | 一种集成控制电路的功率模块 | |
CN109427707B (zh) | 一种功率器件的三维封装结构及封装方法 | |
WO2018227655A1 (zh) | 一种低寄生电感功率模块及双面散热低寄生电感功率模块 | |
CN100461401C (zh) | 半导体器件 | |
TWI590395B (zh) | 多功率晶片的功率封裝模組及功率晶片單元的製造方法 | |
WO2007002589A2 (en) | Semiconductor half-bridge module with low inductance | |
CN1542957A (zh) | 半导体器件 | |
CN107195623A (zh) | 一种双面散热高可靠功率模块 | |
CN105914185A (zh) | 一种碳化硅功率器件的封装结构及封装方法 | |
CN107591377A (zh) | 一种功率器件的多dbc封装结构及封装方法 | |
US20130286617A1 (en) | Circuit device | |
CN109428498A (zh) | 组件结构、功率模块及功率模块组装结构 | |
CN106298724B (zh) | 塑封型功率模块 | |
JP2021521628A (ja) | パワーモジュール、及びパワーモジュールを製造する方法 | |
CN113497014B (zh) | 一种多芯片并联的功率模块的封装结构及封装方法 | |
CN110753996A (zh) | 功率电子设备模块 | |
CN114914235A (zh) | 多芯片并联非对称碳化硅模块的封装结构及封装方法 | |
TW201216446A (en) | Power module | |
US10937767B2 (en) | Chip packaging method and device with packaged chips | |
CN214381606U (zh) | 一种低寄生参数功率模块的封装结构 | |
CN104052244B (zh) | 功率模块 | |
CN112911799A (zh) | 一种低寄生参数功率模块的封装结构及封装方法 | |
CN107895720A (zh) | 封装结构 | |
CN220556592U (zh) | 一种dpim三相整流模块 | |
CN116798967B (zh) | 一种高频大功率封装模组及模组的制作方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |