CN105990259B - 半导体存储装置 - Google Patents
半导体存储装置 Download PDFInfo
- Publication number
- CN105990259B CN105990259B CN201510996104.7A CN201510996104A CN105990259B CN 105990259 B CN105990259 B CN 105990259B CN 201510996104 A CN201510996104 A CN 201510996104A CN 105990259 B CN105990259 B CN 105990259B
- Authority
- CN
- China
- Prior art keywords
- joint sheet
- wiring
- electrically connected
- memory
- chips
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
- H01L2224/48147—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked with an intermediate bond, e.g. continuous wire daisy chain
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Semiconductor Memories (AREA)
- Memory System (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2015052380A JP6293694B2 (ja) | 2015-03-16 | 2015-03-16 | 半導体記憶装置 |
JP2015-052380 | 2015-03-16 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN105990259A CN105990259A (zh) | 2016-10-05 |
CN105990259B true CN105990259B (zh) | 2018-10-19 |
Family
ID=57008316
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201510996104.7A Active CN105990259B (zh) | 2015-03-16 | 2015-12-25 | 半导体存储装置 |
Country Status (3)
Country | Link |
---|---|
JP (1) | JP6293694B2 (ja) |
CN (1) | CN105990259B (ja) |
TW (1) | TWI608590B (ja) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102556276B1 (ko) * | 2018-06-26 | 2023-07-18 | 에스케이하이닉스 주식회사 | 저장 장치 및 그 동작 방법 |
CN110291631A (zh) | 2019-05-17 | 2019-09-27 | 长江存储科技有限责任公司 | 具有静态随机存取存储器的三维存储器件 |
WO2020232571A1 (en) | 2019-05-17 | 2020-11-26 | Yangtze Memory Technologies Co., Ltd. | Cache program operation of three-dimensional memory device with static random-access memory |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101866915A (zh) * | 2009-04-15 | 2010-10-20 | 三星电子株式会社 | 集成电路装置及其操作方法、存储器存储装置及电子*** |
CN103178036A (zh) * | 2011-12-20 | 2013-06-26 | 株式会社东芝 | 半导体器件及其制造方法 |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6359340B1 (en) * | 2000-07-28 | 2002-03-19 | Advanced Semiconductor Engineering, Inc. | Multichip module having a stacked chip arrangement |
JP4963969B2 (ja) * | 2007-01-10 | 2012-06-27 | ルネサスエレクトロニクス株式会社 | 配線基板 |
KR20100114421A (ko) * | 2009-04-15 | 2010-10-25 | 삼성전자주식회사 | 적층 패키지 |
KR101692441B1 (ko) * | 2010-08-25 | 2017-01-03 | 삼성전자주식회사 | 반도체 패키지 |
KR20120035297A (ko) * | 2010-10-05 | 2012-04-16 | 삼성전자주식회사 | 반도체 패키지 및 이의 제조 방법 |
JP2012129464A (ja) * | 2010-12-17 | 2012-07-05 | Toshiba Corp | 半導体装置およびその製造方法 |
JP2013021216A (ja) * | 2011-07-13 | 2013-01-31 | Toshiba Corp | 積層型半導体パッケージ |
KR101800440B1 (ko) * | 2011-08-31 | 2017-11-23 | 삼성전자주식회사 | 다수의 반도체 칩들을 가진 반도체 패키지 및 그 형성 방법 |
JP5843803B2 (ja) * | 2013-03-25 | 2016-01-13 | 株式会社東芝 | 半導体装置とその製造方法 |
TW201507067A (zh) * | 2013-08-02 | 2015-02-16 | Toshiba Kk | 半導體裝置及其製造方法 |
-
2015
- 2015-03-16 JP JP2015052380A patent/JP6293694B2/ja active Active
- 2015-12-18 TW TW104142824A patent/TWI608590B/zh active
- 2015-12-25 CN CN201510996104.7A patent/CN105990259B/zh active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101866915A (zh) * | 2009-04-15 | 2010-10-20 | 三星电子株式会社 | 集成电路装置及其操作方法、存储器存储装置及电子*** |
CN103178036A (zh) * | 2011-12-20 | 2013-06-26 | 株式会社东芝 | 半导体器件及其制造方法 |
Also Published As
Publication number | Publication date |
---|---|
TW201707187A (zh) | 2017-02-16 |
JP6293694B2 (ja) | 2018-03-14 |
JP2016174037A (ja) | 2016-09-29 |
CN105990259A (zh) | 2016-10-05 |
TWI608590B (zh) | 2017-12-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN104916645B (zh) | 半导体装置及半导体装置的制造方法 | |
KR101893032B1 (ko) | 메모리 카드 어댑터 | |
CN102037797B (zh) | 印刷电路板及其制造方法 | |
US7939927B2 (en) | Semiconductor memory apparatus | |
US7875986B2 (en) | Semiconductor device | |
CN104241241B (zh) | 封装基板和封装基板的制造方法 | |
CN105990259B (zh) | 半导体存储装置 | |
US8243465B2 (en) | Semiconductor device with additional power supply paths | |
US7728444B2 (en) | Wiring board | |
JP4472023B1 (ja) | 電子デバイス用基板、電子デバイス用積層体、電子デバイス及びそれらの製造方法 | |
US10820418B2 (en) | Electronic module, method for manufacturing same and electronic device comprising a module of said type | |
CN103229293A (zh) | 半导体芯片封装、半导体模块及其制造方法 | |
CN109994434A (zh) | 半导体存储器封装件 | |
US10199363B2 (en) | Semiconductor memory device including output buffer | |
CN107154385A (zh) | 堆叠封装结构及其制造方法 | |
CN107170731A (zh) | 嵌入式基板及其制造方法 | |
CN114242694A (zh) | 半导体装置 | |
US7760531B2 (en) | Semiconductor module | |
CN209593893U (zh) | 一种半柔性二阶hdi板 | |
JP2016062212A (ja) | 半導体記憶装置 | |
CN106531712B (zh) | 半导体装置的制造方法、半导体装置、及引线框架 | |
CN109548274A (zh) | 一种半柔性二阶hdi板及其制作方法 | |
CN110278659A (zh) | 复合电路板及其制造方法 | |
CN108878406A (zh) | 电感组合及其线路结构 | |
CN110018801A (zh) | 一种一体式存储设备 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
TA01 | Transfer of patent application right | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20170809 Address after: Tokyo, Japan Applicant after: TOSHIBA MEMORY Corp. Address before: Tokyo, Japan Applicant before: Toshiba Corp. |
|
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CP01 | Change in the name or title of a patent holder | ||
CP01 | Change in the name or title of a patent holder |
Address after: Tokyo Patentee after: Kaixia Co.,Ltd. Address before: Tokyo Patentee before: TOSHIBA MEMORY Corp. Address after: Tokyo Patentee after: TOSHIBA MEMORY Corp. Address before: Tokyo Patentee before: Pangea Co.,Ltd. |
|
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20220221 Address after: Tokyo Patentee after: Pangea Co.,Ltd. Address before: Tokyo Patentee before: TOSHIBA MEMORY Corp. |