CN105260144A - Design method for optimizing hard disk management - Google Patents
Design method for optimizing hard disk management Download PDFInfo
- Publication number
- CN105260144A CN105260144A CN201510754460.8A CN201510754460A CN105260144A CN 105260144 A CN105260144 A CN 105260144A CN 201510754460 A CN201510754460 A CN 201510754460A CN 105260144 A CN105260144 A CN 105260144A
- Authority
- CN
- China
- Prior art keywords
- signal
- hard disk
- disk management
- cpld
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 29
- 238000013461 design Methods 0.000 title abstract description 6
- 230000001360 synchronised effect Effects 0.000 claims description 11
- 238000005070 sampling Methods 0.000 claims description 9
- 238000012544 monitoring process Methods 0.000 claims description 4
- 238000005457 optimization Methods 0.000 abstract description 8
- 238000004458 analytical method Methods 0.000 abstract description 6
- 230000000694 effects Effects 0.000 abstract description 4
- 238000001914 filtration Methods 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 4
- 238000005259 measurement Methods 0.000 description 2
- 230000000630 rising effect Effects 0.000 description 2
- 230000002159 abnormal effect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000010076 replication Effects 0.000 description 1
Landscapes
- Debugging And Monitoring (AREA)
Abstract
The invention discloses a design method for optimizing hard disk management, which comprises the following concrete implementation processes: after sending out a hard disk management signal, entering a CPLD and analyzing, wherein the hard disk management signal is an SGPIO signal; after the analysis, the CPLD monitors the state of the hard disk by controlling three indicator lights of the state, and the SGPIO signal comprises four signal lines: SCLOCK, SLOAD, SDOUT, SDIN; in order to ensure the quality of the management signal and filter the burrs in the signal, a CLOCK with the frequency of 25MHz is adopted in the CPLD to synchronize the SCLOCK signal. Compared with the prior art, the design method for optimizing the hard disk management can complete the optimization of the hard disk management scheme without changing hardware circuits; by optimizing the codes, the optimization of the hard disk management signal during analysis is realized while chip resources are fully utilized, the effect of filtering high-frequency components is achieved, and the quality of the hard disk management signal is further improved; through the optimal design to the code, improved the commonality of hard disk backplate, the practicality is strong.
Description
Technical field
The present invention relates to computer server technical field, especially specifically a kind of practical, optimize the method for designing of hard disk management.
Background technology
Along with the development of cloud computing, large data, many fields all start cloud in traditional business, and along with the increase of portfolio, in server system, the Storage and Processing amount of data is also in continuous increase.In system, hard disk quantity also increases thereupon again.Usually, storage subsystem carries the effect storing data and read and write data in server operational process, and for large data age of today, the effect of hard disk is self-evident, and the duty of hard disk directly determines the stability of system works.
The duty of hard disk is embodied by three kinds of LED light, is respectively active(green), locate(is blue), error(is red).The signal controlling hard disk three kinds of status indicator lamps is the supervisory signal following SFF8485 agreement: SGPIO signal, and SGPIO signal comprises four signal line: SCLOCK, SLOAD, SDOUT, SDIN; SGPIO signal enters CPLD and resolves, and can realize the monitoring of disk state; In order to ensure supervisory signal quality, the burr in filtered signal, adopts frequency to be the synchronous SCLOCK signal of the clock of 25MHz in CPLD; Effectively slacken the impact of burr on signal.
But, in the course of work of reality, due to impedance mismatch, or the interference of external electromagnetic environment, produce on the rising edge of SCLOCK signal sometimes " returning ditch ", will misunderstand when parsing like this and analyse, and then it is abnormal that the management of disk state is occurred.
For overcoming this problem, a kind of method for designing optimizing hard disk management scheme is proposed herein.
Summary of the invention
Technical assignment of the present invention is for above weak point, provide a kind of practical, optimize the method for designing of hard disk management.
Optimize a method for designing for hard disk management, its specific implementation process is: after hard disk management signal sends, and enters CPLD and resolves, and this hard disk management signal is SGPIO signal; After resolving, CPLD realizes the monitoring of disk state by state of a control three kinds of pilot lamp, and this SGPIO signal comprises four signal line: SCLOCK, SLOAD, SDOUT, SDIN; In order to ensure supervisory signal quality, the burr in filtered signal, adopts frequency to be the synchronous SCLOCK signal of the clock CLOCK of 25MHz in CPLD.
Described SCLOCK is hard disk management clock signal, the synchronizing clock signals of CLOCK to be frequency be 25MHz, when CLOCK signals collecting is to the negative edge of SCLOCK signal, counter counts, the state of SLOAD and SDOUT signal is deposited in register simultaneously, output to corresponding pin, control LED light, realize the control to disk state; Communicated by I2C, realized the management of disk state by BMC.
After hard disk management signal enters backboard CPLD, at hard disk backboard end, the sampling of hard disk management signal and parsing are optimized, and the process of sampling and parsing is: by optimizing CPLD resolving code, to the synchronous clock of 25MHz, adopt the mode counted for 7 times to process the signal collected, this resolving code refers to and is judged by collect 7 signals, when having 4 times during 7 times gather and above signal is high level, then be judged to be high level, on the contrary the low level of being judged to be.
A kind of method for designing optimizing hard disk management of the present invention, has the following advantages:
A kind of method for designing optimizing hard disk management of the present invention, does not need to change hardware circuit and can complete optimization to hard disk management scheme; By Optimized code, while making full use of resources of chip, achieve optimization during hard disk management signal resolution, play the effect of filters high frequency content, and then improve hard disk management signal quality; By the optimal design to code, improve the versatility of hard disk backboard, practical, be easy to promote.
Accompanying drawing explanation
Accompanying drawing 1 is SGPIO signal resolution schematic diagram.
Time ditch phenomenon figure when accompanying drawing 2 is actual measurement before optimizing.
Accompanying drawing 3 is for optimizing front CPLD analysis diagram.
Accompanying drawing 4 is for optimizing rear CPLD analysis diagram.
Accompanying drawing 5 is the service condition comparison diagram of CPLD resource before and after optimizing.
Embodiment
Below in conjunction with the drawings and specific embodiments, the invention will be further described.
The invention provides a kind of method for designing optimizing hard disk management, its specific implementation process is: after hard disk management signal sends, and enters CPLD and resolves, and this hard disk management signal is SGPIO signal; After resolving, CPLD realizes the monitoring of disk state by state of a control three kinds of pilot lamp, and this SGPIO signal comprises four signal line: SCLOCK, SLOAD, SDOUT, SDIN; In order to ensure supervisory signal quality, the burr in filtered signal, adopts frequency to be the synchronous SCLOCK signal of the clock CLOCK of 25MHz in CPLD.
Described SCLOCK is hard disk management clock signal, the synchronizing clock signals of CLOCK to be frequency be 25MHz, when CLOCK signals collecting is to the negative edge of SCLOCK signal, counter counts, the state of SLOAD and SDOUT signal is deposited in register simultaneously, output to corresponding pin, control LED light, realize the control to disk state; Communicated by I2C, realized the management of disk state by BMC.
But, in the measurement process of reality, there will be the 4th kind of situation in Fig. 1, that is, produce " returning ditch " at the rising edge of SCLOCK signal.As shown in Figure 2, through measuring, the width returning ditch is 50ns, and 25MHz sampling clock cycle is 40ns, when therefore CLOCK signal gathers SCLOCK signal, can erroneous judgement be produced, think it is the negative edge of SCLOCK by mistake, counter also can count thereupon, so, the control and management of disk state will produce mistake, and LED light display just there will be red and blue simultaneously bright situation.
For this reason, we analyze the mechanism of synchronous clock sampling and optimize.In order to avoid owing to returning the appearance of ditch and the phenomenon analysed of misunderstanding, the mode that we have employed counting carries out judgement again to the signal gathered; That is, we judge 7 signals that synchronous clock collects, if wherein there are 4 and above for high level, are then judged to be high level, otherwise, be then judged to be low level.
Adopt this method for designing, make the analysis mass of the hard disk management signal after entering CPLD be greatly improved and improve, perfectly can carry out management and supervision to disk state, meanwhile, this design improves backboard product versatility.
By clearly illustrate herein proposition a kind of optimize the method for designing of hard disk management scheme realize situation, composition graphs 3, Fig. 4, Fig. 5 illustrate performing step.Before and after optimizing, the mechanism for resolving contrast of CPLD is as follows:
As can be seen from Fig. 3, Fig. 4, before optimization, judge for the unitary sampling result of synchronous clock to SCLOCK, decide low and high level; After optimization, judge for continuous 7 sampled result of synchronous clock to SCLOCK, when having 4 times in 7 samplings and be judged to be high level above, be then high level, otherwise be low level.
Above-mentioned code is increased in total code and compiles, compile successfully, in the CPLD utilizing replication tool to be burnt on backboard, realize the optimization of hard disk management scheme.Accompanying drawing 5 is the service condition contrast of CPLD resource before and after optimizing, and can find out that the scheme after optimization more can make full use of the LE unit of CPLD inside.
Like this, propose a kind of method for designing optimizing hard disk management scheme herein can be achieved.After hard disk management signal enters backboard CPLD, at hard disk backboard end, the sampling of hard disk management signal and parsing are optimized.Concrete grammar is: by optimizing CPLD resolving code, to the synchronous clock of 25MHz, we adopt the mode counted for 7 times to process the signal collected, 7 times gather in have 4 times and above signal is high level time, just think high level, on the contrary the low level of being judged to be.
Above-mentioned embodiment is only concrete case of the present invention; scope of patent protection of the present invention includes but not limited to above-mentioned embodiment; any according to the invention a kind of optimize claims of the method for designing of hard disk management and the those of ordinary skill of any described technical field to its suitable change done or replacement, all should fall into scope of patent protection of the present invention.
Claims (3)
1. optimize a method for designing for hard disk management, it is characterized in that, its specific implementation process is: after hard disk management signal sends, and enters CPLD and resolves, and this hard disk management signal is SGPIO signal; After resolving, CPLD realizes the monitoring of disk state by state of a control three kinds of pilot lamp, and this SGPIO signal comprises four signal line: SCLOCK, SLOAD, SDOUT, SDIN; In order to ensure supervisory signal quality, the burr in filtered signal, adopts frequency to be the synchronous SCLOCK signal of the clock CLOCK of 25MHz in CPLD.
2. a kind of method for designing optimizing hard disk management according to claim 1, it is characterized in that, described SCLOCK is hard disk management clock signal, the synchronizing clock signals of CLOCK to be frequency be 25MHz, when CLOCK signals collecting is to the negative edge of SCLOCK signal, counter counts, the state of SLOAD and SDOUT signal is deposited in register simultaneously, output to corresponding pin, control LED light, realize the control to disk state; Communicated by I2C, realized the management of disk state by BMC.
3. a kind of method for designing optimizing hard disk management according to claim 2, it is characterized in that, after hard disk management signal enters backboard CPLD, at hard disk backboard end, the sampling of hard disk management signal and parsing are optimized, and the process of sampling and parsing is: by optimizing CPLD resolving code, to the synchronous clock of 25MHz, the mode counted for 7 times is adopted to process the signal collected, this resolving code refers to and is judged by collect 7 signals, when having 4 times during 7 times gather and above signal is high level, then be judged to be high level, otherwise the low level of being judged to be.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510754460.8A CN105260144A (en) | 2015-11-09 | 2015-11-09 | Design method for optimizing hard disk management |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510754460.8A CN105260144A (en) | 2015-11-09 | 2015-11-09 | Design method for optimizing hard disk management |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN105260144A true CN105260144A (en) | 2016-01-20 |
Family
ID=55099851
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510754460.8A Pending CN105260144A (en) | 2015-11-09 | 2015-11-09 | Design method for optimizing hard disk management |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105260144A (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105955898A (en) * | 2016-05-25 | 2016-09-21 | 浪潮电子信息产业股份有限公司 | Hard disk backboard compatible with SAS hard disk and NVMe hard disk |
| CN106919492A (en) * | 2017-03-09 | 2017-07-04 | 郑州云海信息技术有限公司 | A kind of system and method that SGPIO is parsed by CPLD |
| CN107992400A (en) * | 2017-12-15 | 2018-05-04 | 郑州云海信息技术有限公司 | A kind of method for detecting hard disk indication lamp state in storage system |
| CN108959010A (en) * | 2018-06-28 | 2018-12-07 | 新华三技术有限公司 | Board and electronic equipment |
| CN109426598A (en) * | 2017-09-05 | 2019-03-05 | 深圳中电长城信息安全***有限公司 | A kind of hard disk state indicator lamp control method and device |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201795812U (en) * | 2009-10-30 | 2011-04-13 | 大连光洋科技工程有限公司 | Compensation system for online actual errors of sin-cos encoder |
| CN203191886U (en) * | 2013-04-08 | 2013-09-11 | 浪潮电子信息产业股份有限公司 | Server main board capable of supporting intelligent switching of serial attached small computer system interface (SAS) and serial advanced technology attachment (SATA) |
| US20140372778A1 (en) * | 2013-06-13 | 2014-12-18 | Hong Fu Jin Precision Industry (Shenzhen) Co., Ltd | Server backplane |
-
2015
- 2015-11-09 CN CN201510754460.8A patent/CN105260144A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201795812U (en) * | 2009-10-30 | 2011-04-13 | 大连光洋科技工程有限公司 | Compensation system for online actual errors of sin-cos encoder |
| CN203191886U (en) * | 2013-04-08 | 2013-09-11 | 浪潮电子信息产业股份有限公司 | Server main board capable of supporting intelligent switching of serial attached small computer system interface (SAS) and serial advanced technology attachment (SATA) |
| US20140372778A1 (en) * | 2013-06-13 | 2014-12-18 | Hong Fu Jin Precision Industry (Shenzhen) Co., Ltd | Server backplane |
Non-Patent Citations (3)
| Title |
|---|
| JIND: "消除数字电路设计中出现的毛刺", 《HTTP://BLOG.SINA.COM.CN/S/BLOG_6639973601011R2V.HTML》 * |
| 朱琳、刘艳霞、刘涛、宋晓锋: "基于CPLD的可管理SAS硬盘背板设计", 《电子元器件应用》 * |
| 陈啸宇、刘锦高: "基于CPLD的SGPIO总线实现及应用", 《微型机与应用》 * |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105955898A (en) * | 2016-05-25 | 2016-09-21 | 浪潮电子信息产业股份有限公司 | Hard disk backboard compatible with SAS hard disk and NVMe hard disk |
| CN106919492A (en) * | 2017-03-09 | 2017-07-04 | 郑州云海信息技术有限公司 | A kind of system and method that SGPIO is parsed by CPLD |
| CN106919492B (en) * | 2017-03-09 | 2020-06-26 | 苏州浪潮智能科技有限公司 | System and method for analyzing SGPIO through CPLD |
| CN109426598A (en) * | 2017-09-05 | 2019-03-05 | 深圳中电长城信息安全***有限公司 | A kind of hard disk state indicator lamp control method and device |
| CN109426598B (en) * | 2017-09-05 | 2021-10-26 | 深圳中电长城信息安全***有限公司 | Hard disk state indicator lamp control method and device |
| CN107992400A (en) * | 2017-12-15 | 2018-05-04 | 郑州云海信息技术有限公司 | A kind of method for detecting hard disk indication lamp state in storage system |
| CN108959010A (en) * | 2018-06-28 | 2018-12-07 | 新华三技术有限公司 | Board and electronic equipment |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105260144A (en) | Design method for optimizing hard disk management | |
| CN102147426B (en) | Broadband triggering circuit of digital oscilloscope | |
| US20180349219A1 (en) | Auto Bug Capture | |
| CN104503910A (en) | Product test method by monitoring users' using behavior | |
| US20140019791A1 (en) | SPI Interface and Method for Serial Communication via an SPI Interface | |
| CN103645435B (en) | The software module design for Measurability method of multi-signal model programmable logic device (PLD) | |
| CN103197139A (en) | Clock frequency test method and clock frequency test circuit | |
| US11620176B2 (en) | Visualization system for debug or performance analysis of SOC systems | |
| CN102768561B (en) | Design method for twinbridge piece mainboard redundancy | |
| CN111130859B (en) | Industrial control network topological graph generation method based on full flow | |
| CN116436833A (en) | Fault diagnosis method, device and equipment in switch port test | |
| CN114384354A (en) | Hardware-implemented serial communication high-dynamic-range baud rate identification method and circuit | |
| CN105550131A (en) | Finite-state machine and ARINC659 bus based interface data processing system and method | |
| CN103914630A (en) | Supervising system for building energy consumption | |
| CN103368762A (en) | Testing method, system and device for big data comparison | |
| CN201586640U (en) | Testing and sorting control system for multi-station sound surface filtering device | |
| CN104298174B (en) | Method for detecting and comparing tracks on basis of PCIe | |
| CN202058148U (en) | Axis track analyzer | |
| CN102377708B (en) | Modem | |
| CN113468239A (en) | Method and system for realizing internet of things industry usage statistics based on rule engine | |
| CN103973386B (en) | 1553B data and the time unifying method of adc data in a kind of data collecting system | |
| CN105634471A (en) | Counter capable of filtering | |
| CN110261761A (en) | A kind of mainboard self-checking unit and method based on the detection of FPGA electric signal | |
| CN101951343A (en) | Device, network switching equipment and method for realizing port configuration | |
| CN103235204B (en) | Multi-path switching value signal jump detection and accurate timing method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20160120 |