CN101950265B - Method for CPU board card program downloading and hardware online detection and plug-in connector - Google Patents
Method for CPU board card program downloading and hardware online detection and plug-in connector Download PDFInfo
- Publication number
- CN101950265B CN101950265B CN 201010286509 CN201010286509A CN101950265B CN 101950265 B CN101950265 B CN 101950265B CN 201010286509 CN201010286509 CN 201010286509 CN 201010286509 A CN201010286509 A CN 201010286509A CN 101950265 B CN101950265 B CN 101950265B
- Authority
- CN
- China
- Prior art keywords
- cpu
- scratch pad
- pad memory
- input end
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 20
- 238000001514 detection method Methods 0.000 title claims abstract description 14
- 238000012360 testing method Methods 0.000 claims abstract description 18
- 238000004891 communication Methods 0.000 claims description 10
- 230000006870 function Effects 0.000 claims description 9
- 238000010998 test method Methods 0.000 claims description 8
- 238000012423 maintenance Methods 0.000 claims description 2
- 238000013461 design Methods 0.000 abstract description 10
- 238000004519 manufacturing process Methods 0.000 abstract description 8
- 238000010923 batch production Methods 0.000 abstract description 2
- 238000010586 diagram Methods 0.000 description 3
- 238000005538 encapsulation Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 230000009977 dual effect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000011161 development Methods 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
Images
Landscapes
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
The invention relates to a method for CPU board card program downloading and hardware online detection and a plug-in connector, which is developed mainly aiming at simplifying a series of complex links such as set-up program writing in, hardware circuit detection and application program updating in the actual production and operation process of a CPU board card in the embedded-type system containing an Ethernet interface. The main technical main point lies in the automation and high efficiency of the program downloading and hardware board card test. The technical scheme realizes automatic download of the board card program by using the special circuit design and the flow program and finishes online automatic detection function of a hardware circuit of the board card per se. The CPU board by using the technical scheme can effectively solve or avoid a plurality of problems in the batch production and fully improve the production efficiency and quality of the product.
Description
Technical field
The application that the present invention relates to: have all embedded systems that The Ethernet Interface Design, CPU program need guide or guide through the SPI interface through outside parallel bus.
Background technology
Along with the electronic devices and components development of technology, embedded system and ethernet technology also develop rapidly, and the embedded ethernet system is widely used in the automated system of a lot of industries.And along with the mass marketed of most embedded ethernet products, the program burn writing of its production link and hardware testing become the weak link in the production, are not good at if handle, and are easy to influence production efficiency of products and quality.
At present, program download and hardware detection mode commonly used have following two kinds:
1. directly use the FLASH chip (Chip Packaging is the plug-in mounting form) of burned program to be installed on the chip pad on the integrated circuit board, the completion program is produced; Realize detecting through changing the different test procedure of different programs chip operation; Whether the pilot lamp through designing in advance on integrated circuit board indicates integrated circuit board through test.
2. download start-up routine (being called BOOTROM usually) through BDI or JTAG, pass through port down load application program or test procedure again in the FLASH chip; Indicate integrated circuit board whether through test through pilot lamp or man-machine interface (like the liquid crystal panel of device).
All there is certain shortcoming in above dual mode, as: 1. mode along with the raising of integrated circuit board integrated level, is used placing components to be used as procedure stores in a large number and is more and more suited; And exist placing components to contact insecure risk with the base existence; 2. mode needs the work of loaded down with trivial details repetitions such as producers often use that BDI or JTAG instrument " are plugged-write a program-pull up " on different integrated circuit boards, and also will move test procedure afterwards carries out the integrated circuit board hardware testing, also will write application program at last.
Summary of the invention
The objective of the invention is: the new method that the download of a kind of program of CPU board efficiently, renewal and hardware integrated circuit board online automatic detection are provided.
1.CPU the integrated circuit board program is downloaded and the new method of the online detection of hardware, comprises step:
1) will insert with the guiding scratch pad memory of boot on the chip carrier of CPU board, accomplish the automatic control of CPU scratch pad memory with CPU/ scratch pad memory plug-in unit;
2) said CPU board is connected with PC, constitutes Ethernet;
3) CPU board is downloaded test procedure automatically;
4) PC sticks into capable on-line testing to CPU board;
5) generate test report,, then CPU board is sticked into the row maintenance if report is unusual, if report is normal, down load application program then;
6) finish;
Said CPU/ scratch pad memory plug-in unit comprises two kinds of parallel communications plug-in unit and serial communication plug-in, and its hardware circuit is described below:
A) to come guiding CPU to download the BOOT program through outside parallel bus be boot to the parallel communications plug-in unit; Its circuit comprises: comprise logical AND gate, coding chip and switch; Realize that function is when switch closes and during the GPIO port of CPU output high level; Scratch pad memory is a boot state, and under other situation, scratch pad memory is the program download state;
The first input end of logical AND gate connects high level through switch, and second input end connects the GPIO port of CPU; The first input end of logical AND gate also connects low level through pull down resistor, and second input end also connects high level through pull-up resistor;
The sheet choosing end A of the sheet choosing end of coding chip, B are connected logical AND gate output terminal, low level and low level respectively with C; The Enable Pin of coding chip
is selected pin, low level and high level with the sheet that E3 is connected the BOOT chip respectively; The output terminal Y0 of coding chip is connected the guiding Enable Pin of scratch pad memory respectively with Y1 and the program of scratch pad memory is downloaded Enable Pin; Coding chip true value relation table 1,
Table 1:
B) to come guiding CPU to download the BOOT program through the SPI structure be boot to serial communication plug-in, and its circuit comprises: comprise logical and not gate, logic sum gate and switch; , realizing that function is when switch closes and during the GPIO port of CPU output high level, scratch pad memory is a boot state, under other situation, scratch pad memory is not to be in boot state;
The first input end of logical and not gate connects high level through switch, and second input end connects the GPIO port of CPU; The first input end of logical and not gate also connects low level through pull down resistor, and second input end also connects high level through pull-up resistor;
The first input end of said logic sum gate connects the output terminal of logical and not gate, and second input end connects the reset terminal of CPU, and output terminal connects the SPI start-up mode Enable Pin of scratch pad memory.
Said scratch pad memory is FLASH, and said switch is a wire jumper.
The present invention mainly for simplify CPU board in the embedded system that contains Ethernet interface be stuck in need carry out in the actual production operation process such as start-up routine write, a series of loaded down with trivial details links such as hardware circuit detections, application program update develop, its main technical points is robotization and the high efficiency that program is downloaded and the hardware integrated circuit board is tested.The present technique scheme mainly is to realize the automatic download of integrated circuit board program through the program step of the circuit design of special use and procedure, and accomplishes the online automatic detection function of integrated circuit board self hardware circuit; Adopt the CPU board of present technique conceptual design can solve or avoid the problems in batch process effectively, thereby improved production efficiency of products and quality fully.
The present invention has a mind to effect: adopt the present invention, not only improved production efficiency, also improved the confidence level of product test.
Description of drawings
Fig. 1 is applied to the circuit design synoptic diagram that outside parallel bus guides,
Fig. 2 is applied to the circuit design synoptic diagram that the SPI interface guides,
Fig. 3 is a process flow diagram of realizing the automatic on-line measuring ability of hardware plug through the step of procedure.
Embodiment
Below in conjunction with accompanying drawing and embodiment the present invention is described further:
The embodiment of present technique scheme is:
(1) realizes the automatic control of CPU through the special hardware for design circuit, physical circuit figure such as Fig. 1 and Fig. 2 (Fig. 1 is to be applied to the circuit design that outside parallel bus guides, and Fig. 2 is applied to the circuit design that the SPI interface guides) to the FLASH program space;
(2) step through procedure realizes the automatic on-line measuring ability of hardware plug, and its flow process is as shown in Figure 3.
A, with the hardware circuit that outside parallel bus guides, the principle of work of circuit shown in Figure 1 is following, divides three kinds of situation to describe:
JP1 is the wire jumper when selecting the integrated circuit board test, jumps onto expression and powers on for the first time and at first test; U1 is a logical AND gate; U2 is a coding chip; R1, R2 connect fixed level, initial affirmation level are arranged after making U1 power on; The CPU-GPIO signal connects the IO pin of CPU; / CPU-CS-BOOT signal connects the pin of CPU; The sheet that the #BOOT-FLASH signal connects the FLASH chip of plug-in mounting encapsulation selects pin, and the sheet that the #CODE-FLASH signal connects the FLASH chip of using when integrated circuit board normally moves selects pin.
1) when CPU just powered on, CPU-GPIO was defaulted as high-impedance state, after drawing on the resistance, was defaulted as high level; The JP1 wire jumper is jumped onto; Be output as high level with door U1 this moment.When CPU powers on; Gating starts the CS pin (/CPU-CS-BOOT is a low level) of BOOT chip (being the said FLASH chip that contains boot), and this moment, #BOOT-FLASH was selected, and the FLASH chip of plug-in mounting encapsulation just is selected; CPU is through reading code wherein, and CPU moves.
2) when CPU program after externally operation is got up among the RAM; Drag down (CPU-GPIO is a low level) through CPU-GPIO; Make to be output as low level with door U1, CPU visit this moment BOOT has then chosen #CODE-FLASH during the space, and read-write operation is carried out (as writing the BOOT program in the FLASH space that CPU uses in the time of just can normally moving integrated circuit board; Application program, test procedure or the like).
When 3) CPU card normally uses, the JP1 wire jumper is taken off, be output as low level with door U1 this moment.When CPU powered on, gating started the CS pin (/CPU-CS-BOOT is a low level) of BOOT, and #CODE-FLASH is selected, and the FLASH that normal operation is used is selected, and CPU is through reading code wherein, and CPU normally moves.
Annotate: #BOOT_FLASH is in the effect of guiding FLASH in fact in total system.
B, with the hardware circuit that the SPI interface guides, the principle of work of circuit shown in Figure 2 is following, is divided into three kinds of situation and describes:
JP1 is the wire jumper when selecting the integrated circuit board test, jumps onto expression and powers on for the first time and at first test; U1 is the logical and not gate; U2 is a logic sum gate; R1, R2, R3 connect fixed level, initial affirmation level are arranged after making U1 power on; The CPU-GPIO signal connects the IO pin of CPU, and the sheet that/BOOT-SPI signal connects the SPI FLASH of plug-in mounting encapsulation selects pin, and the sheet that/BOOT-MODE signal connects the FLASH chip of using when integrated circuit board normally moves selects pin.
1) when CPU just powered on, CPU_GPIO was defaulted as high-impedance state, after drawing on the resistance, was defaulted as high level; The JP1 wire jumper is jumped onto; This moment Sheffer stroke gate U1 /the BOOT-MODE pin is output as low level.In the cpu chip reseting procedure ,/BOOT-MODE and/RST or the control of door U2 under ,/BOOT-SPI enables the SPI start-up mode; CPU reads code wherein through SPIFLASH, and CPU moves.
2) when CPU program after externally operation is got up among the RAM; Drag down (for low level) through CPU BOOT-GPIO; Make Sheffer stroke gate U1 /BOOT MODE pin is output as high level, at this moment/BOOT-SPI closes the SPI start-up mode, read-write operation is carried out (as writing the BOOT program in the FLASH space that CPU uses in the time of just can normally moving integrated circuit board; Application program, test procedure or the like).
When 3) the PU plug-in unit normally uses, the JP1 wire jumper is taken off, this moment Sheffer stroke gate U1 /the BOOT-MODE pin is output as high level.At this moment/BOOT-SPI closes the SPI start-up mode, enables other Starting mode.CPU then reads code and starts operation from the FLASH space that normal operation is used the time, CPU normally moves.
Just can accomplish the automatic control of CPU through any the operation of above dual mode to program FLASH; In addition, again plug-in unit is linked to each other with netting twine with PC, just can realize application program and the test procedure automatic download function on the CPU board card, also realized the online measuring ability of CPU card hardware simultaneously easily.
With reference to figure 3, its main flow process is following:
According to the present technique design for scheme, CPU card debugging producers' groundwork will become more easily simple, and operation steps mainly contains:
1) will insert with the BOOT FLASH of boot BOOTROM on the chip carrier of CPU board;
2) the JP1 wire jumper is jumped onto;
3) netting twine (data connect with) is connected to PC;
4) plug-in unit powers on; (this software is identical with burning program software function of the prior art by the application software on the PC then; Be easy to realize, so further do not limit) to accomplish BOOTTROM automatically erasable, the online detection of integrated circuit board hardware circuit; Examining report generates and application program (CPU work required program, be stored among the FLASH) download.
5) hardware testing of on PC, checking integrated circuit board is reported:
Show that like test report plug-in unit is unusual, then plug-in unit attaches test report changes helpdesk's processing;
Show that like test report plug-in unit is normal, then the down load application program is taken off JP1 and BOOT FLASH after finishing, and plug-in unit can normally use.
Claims (5)
1. a CPU board card program is downloaded and the hardware on-line detection method, it is characterized in that comprising step:
1) will insert with the guiding scratch pad memory of boot on the chip carrier of CPU board, accomplish the automatic control of CPU scratch pad memory with CPU/ scratch pad memory plug-in unit;
2) said CPU board is connected with PC, constitutes Ethernet;
3) CPU board is downloaded test procedure automatically;
4) PC sticks into capable on-line testing to CPU board;
5) generate test report,, then CPU board is sticked into the row maintenance if report is unusual, if report is normal, down load application program then;
6) finish;
Said CPU/ scratch pad memory plug-in unit comprises two kinds of parallel communications plug-in unit and serial communication plug-in;
A) to come guiding CPU to download the BOOT program through outside parallel bus be boot to the parallel communications plug-in unit; Its circuit comprises: comprise logical AND gate, coding chip and switch; Realize that function is when switch closes and during the GPIO port of CPU output high level; Scratch pad memory is a boot state, and under other situation, scratch pad memory is the program download state;
The first input end of logical AND gate connects high level through switch, and second input end connects the GPIO port of CPU; The first input end of logical AND gate also connects low level through pull down resistor, and second input end also connects high level through pull-up resistor;
The sheet choosing end A of the sheet choosing end of coding chip, B are connected logical AND gate output terminal, low level and low level respectively with C; The Enable Pin of coding chip
is selected pin, low level and high level with the sheet that E3 is connected the BOOT chip respectively; The output terminal Y0 of coding chip is connected the guiding Enable Pin of scratch pad memory respectively with Y1 and the program of scratch pad memory is downloaded Enable Pin; Coding chip true value relation table 1,
Table 1:
B) to come guiding CPU to download the BOOT program through the SPI structure be boot to serial communication plug-in, and its circuit comprises: comprise logical and not gate, logic sum gate and switch; Realize that function is when switch closes and during the GPIO port of CPU output high level, scratch pad memory is a boot state, under other situation, scratch pad memory is not to be in boot state;
The first input end of logical and not gate connects high level through switch, and second input end connects the GPIO port of CPU; The first input end of logical and not gate also connects low level through pull down resistor, and second input end also connects high level through pull-up resistor;
The first input end of said logic sum gate connects the output terminal of logical and not gate, and second input end connects the reset terminal of CPU, and output terminal connects the SPI start-up mode Enable Pin of scratch pad memory.
2. CPU board card program according to claim 1 is downloaded and the hardware on-line detection method, it is characterized in that said scratch pad memory is FLASH.
3. CPU board card program according to claim 1 is downloaded and the hardware on-line detection method, it is characterized in that said switch is a wire jumper.
4. CPU/ scratch pad memory plug-in unit of realizing the said method of claim 1; It is characterized in that CPU/ scratch pad memory plug-in unit is the parallel communications mode; Circuit comprises: comprise logical AND gate, coding chip and switch, realize that function is when switch closes and during the GPIO port of CPU output high level, scratch pad memory is a boot state; Under other situation, scratch pad memory is the program download state;
The first input end of logical AND gate connects high level through switch, and second input end is used for connecting the GPIO port of CPU; The first input end of logical AND gate also connects low level through pull down resistor, and second input end also connects high level through pull-up resistor;
The sheet choosing end A of the sheet choosing end of coding chip, B are connected logical AND gate output terminal, low level and low level respectively with C; The sheet that the Enable Pin of coding chip
and E3 are used for being connected the BOOT chip respectively selects pin, low level and high level; The output terminal Y0 of coding chip is used for being connected the guiding Enable Pin of scratch pad memory respectively with Y1 and the program of scratch pad memory is downloaded Enable Pin; Coding chip true value relation table 1,
Table 1:
5. a CPU/ scratch pad memory plug-in unit of realizing the said method of claim 1 is characterized in that CPU/ scratch pad memory plug-in unit is a serial communication mode, and circuit comprises: comprise logical and not gate, logic sum gate and switch; Realize that function is when switch closes and during the GPIO port of CPU output high level, scratch pad memory is a boot state, under other situation, scratch pad memory is not to be in boot state;
The first input end of logical and not gate connects high level through switch, and second input end connects the GPIO port of CPU; The first input end of logical and not gate also connects low level through pull down resistor, and second input end also connects high level through pull-up resistor;
The first input end of said logic sum gate connects the output terminal of logical and not gate, and second input end is used for connecting the reset terminal of CPU, and output terminal is used for connecting the SPI start-up mode Enable Pin of scratch pad memory.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201010286509 CN101950265B (en) | 2010-09-19 | 2010-09-19 | Method for CPU board card program downloading and hardware online detection and plug-in connector |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201010286509 CN101950265B (en) | 2010-09-19 | 2010-09-19 | Method for CPU board card program downloading and hardware online detection and plug-in connector |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101950265A CN101950265A (en) | 2011-01-19 |
| CN101950265B true CN101950265B (en) | 2012-11-07 |
Family
ID=43453769
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201010286509 Active CN101950265B (en) | 2010-09-19 | 2010-09-19 | Method for CPU board card program downloading and hardware online detection and plug-in connector |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101950265B (en) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102565671B (en) * | 2011-12-16 | 2013-12-11 | 电子科技大学 | Dynamic allocation method for on-line programming of integrated circuit tester |
| CN104314379B (en) * | 2014-08-26 | 2017-02-01 | 北京精密机电控制设备研究所 | Unlocking control circuit for locking mechanism |
| CN106708770A (en) * | 2015-11-12 | 2017-05-24 | 中车大连电力牵引研发中心有限公司 | Program downloading device |
| CN108319441B (en) * | 2018-01-02 | 2021-07-16 | 广东美的制冷设备有限公司 | Audio playing control method, device, system, processor and storage medium |
| CN109656756B (en) * | 2018-11-12 | 2022-05-17 | 南京南瑞继保电气有限公司 | Multi-core CPU board debugging method and device and mobile storage medium |
| CN111175632A (en) * | 2018-11-13 | 2020-05-19 | 南京南瑞继保电气有限公司 | Single board testing system based on python |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN2681079Y (en) * | 2003-10-17 | 2005-02-23 | 联想(北京)有限公司 | Card testing device |
| CN101118513A (en) * | 2006-08-03 | 2008-02-06 | 鸿富锦精密工业（深圳）有限公司 | Board testing system and method |
| CN201069873Y (en) * | 2007-04-19 | 2008-06-04 | 上海欣泰通信技术有限公司 | Test unit for built-in asymmetric digital user line |
-
2010
- 2010-09-19 CN CN 201010286509 patent/CN101950265B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN2681079Y (en) * | 2003-10-17 | 2005-02-23 | 联想(北京)有限公司 | Card testing device |
| CN101118513A (en) * | 2006-08-03 | 2008-02-06 | 鸿富锦精密工业（深圳）有限公司 | Board testing system and method |
| CN201069873Y (en) * | 2007-04-19 | 2008-06-04 | 上海欣泰通信技术有限公司 | Test unit for built-in asymmetric digital user line |
Non-Patent Citations (1)
| Title |
|---|
| 李文 等.一种CPU芯片硬件验证调试平台的设计与实现.《计算机研究与发展》.2003,第40卷(第6期),第884-888页. * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101950265A (en) | 2011-01-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101950265B (en) | Method for CPU board card program downloading and hardware online detection and plug-in connector | |
| CN107783873B (en) | Method for realizing automatic testing platform of burner | |
| TWI436204B (en) | Testing system and method for usb hub | |
| CN108037938B (en) | Card opening method of eMMC | |
| CN103399809B (en) | Board method of testing and test device | |
| CN102214132B (en) | Method and device for debugging Loongson central processing unit (CPU), south bridge chip and north bridge chip | |
| EP3049934A1 (en) | Programmable interface-based validation and debug | |
| CN107633867B (en) | SPI flash memory test system and method based on FT4222 | |
| CN104133705B (en) | A kind of serial ports loads the system and method for PowerPC System guides files | |
| CN102401879B (en) | The method of testing of the USB function of chip, Test Host and test macro | |
| CN106547653B (en) | Computer system fault state detection method, device and system | |
| CN112463243B (en) | Online cascade loading firmware system based on boundary scanning and method thereof | |
| CN101593903B (en) | Test backboard, backboard-based loading method and backboard-based testing method | |
| CN103677885A (en) | ARM FLASH simple program programming method | |
| CN101377538B (en) | Microprocessor aging test system and test method | |
| CN110235393A (en) | Automated testing method and system | |
| CN105701011A (en) | Debugging method, electronic product applying debugging method and debugging card | |
| CN113176493A (en) | Chip test mainboard, test system and test method | |
| CN101582688A (en) | Dynamic configuration circuit with FPGA loading mode | |
| CN107544804A (en) | The startup method and device of embedded system terminal development mode | |
| US20080126862A1 (en) | System and Method for Testing Software Code for Use on a Target Processor | |
| CN113204456A (en) | Test method, tool, device and equipment for VPP interface of server | |
| CN102629212A (en) | Method for indirectly programming to NANDFLASH based on J-LINK | |
| CN110366038B (en) | Method for multi-version software equipment to be compatible with multiple technical states | |
| CN102999422A (en) | Efficient embedded system debugging method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| ASS | Succession or assignment of patent right |
Owner name: GUANGZHOU POWER SUPPLY BUREAU Free format text: FORMER OWNER: NANJING NARI-RELAYS ENGINEERING TECHNOLOGY CO., LTD. Effective date: 20120601 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| C53 | Correction of patent of invention or patent application | ||
| CB03 | Change of inventor or designer information |
Inventor after: Zhu Changyin Inventor after: Feng Yadong Inventor after: Huang Xiaotao Inventor after: Wang Feng Inventor after: Zhou Qiang Inventor after: Li Xin Inventor before: Zhu Changyin Inventor before: Feng Yadong Inventor before: Huang Xiaotao Inventor before: Wang Feng Inventor before: Zhou Qiang |
|
| COR | Change of bibliographic data |
Free format text: CORRECT: INVENTOR; FROM: ZHU CHANGYIN FENG YADONG HUANG XIAOTAO WANG FENG ZHOU QIANG TO: ZHU CHANGYIN FENG YADONG HUANG XIAOTAO WANG FENG ZHOU QIANG LI XIN |
|
| TA01 | Transfer of patent application right |
Effective date of registration: 20120601 Address after: 525000, No. 69, Su Yuan Avenue, Jiangning District, Jiangsu, Nanjing Applicant after: NR ELECTRIC Co.,Ltd. Co-applicant after: GUANGZHOU POWER SUPPLY Co.,Ltd. Address before: 525000, No. 69, Su Yuan Avenue, Jiangning District, Jiangsu, Nanjing Applicant before: NR ELECTRIC Co.,Ltd. Co-applicant before: NR ENGINEERING Co.,Ltd. |
|
| C53 | Correction of patent of invention or patent application | ||
| CB02 | Change of applicant information |
Address after: 510000 Tianhe District, Guangzhou, Tianhe South Road, No. two, No. 2, No. Applicant after: GUANGZHOU POWER SUPPLY Co.,Ltd. Co-applicant after: NR ELECTRIC Co.,Ltd. Address before: 525000, No. 69, Su Yuan Avenue, Jiangning District, Jiangsu, Nanjing Applicant before: NR ELECTRIC Co.,Ltd. Co-applicant before: GUANGZHOU POWER SUPPLY Co.,Ltd. |
|
| COR | Change of bibliographic data |
Free format text: CORRECT: APPLICANT; FROM: NANJING NARI-RELAYS ELECTRIC CO., LTD. TO: GUANGZHOU POWER SUPPLY BUREAU |
|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20231024 Address after: 510620, No. two, No. 2, Tianhe South Road, Guangzhou, Guangdong, Tianhe District Patentee after: Guangzhou Power Supply Bureau of Guangdong Power Grid Co.,Ltd. Address before: 510620, No. two, No. 2, Tianhe South Road, Guangzhou, Guangdong, Tianhe District Patentee before: Guangzhou Power Supply Bureau of Guangdong Power Grid Co.,Ltd. Patentee before: NR ELECTRIC Co.,Ltd. Effective date of registration: 20231024 Address after: 510620, No. two, No. 2, Tianhe South Road, Guangzhou, Guangdong, Tianhe District Patentee after: Guangzhou Power Supply Bureau of Guangdong Power Grid Co.,Ltd. Patentee after: NR ELECTRIC Co.,Ltd. Address before: 510000 No. 2 Tianhe Second Road, Tianhe District, Guangzhou City, Guangdong Province Patentee before: GUANGZHOU POWER SUPPLY Co.,Ltd. Patentee before: NR ELECTRIC Co.,Ltd. |