CN101388351A - 半导体器件及其制造方法 - Google Patents
半导体器件及其制造方法 Download PDFInfo
- Publication number
- CN101388351A CN101388351A CNA2008101685975A CN200810168597A CN101388351A CN 101388351 A CN101388351 A CN 101388351A CN A2008101685975 A CNA2008101685975 A CN A2008101685975A CN 200810168597 A CN200810168597 A CN 200810168597A CN 101388351 A CN101388351 A CN 101388351A
- Authority
- CN
- China
- Prior art keywords
- bump electrode
- pad
- semiconductor device
- film
- electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 161
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 27
- 238000000034 method Methods 0.000 claims abstract description 28
- 239000000758 substrate Substances 0.000 claims description 78
- 239000011521 glass Substances 0.000 claims description 31
- 230000008878 coupling Effects 0.000 claims description 23
- 238000010168 coupling process Methods 0.000 claims description 23
- 238000005859 coupling reaction Methods 0.000 claims description 23
- 229910052782 aluminium Inorganic materials 0.000 claims description 7
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 7
- 229910052751 metal Inorganic materials 0.000 claims description 7
- 239000002184 metal Substances 0.000 claims description 7
- 239000004411 aluminium Substances 0.000 claims description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 5
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 4
- 239000010936 titanium Substances 0.000 claims description 4
- 229910052719 titanium Inorganic materials 0.000 claims description 4
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 3
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 3
- 239000000463 material Substances 0.000 claims description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 3
- 229910052814 silicon oxide Inorganic materials 0.000 claims 1
- 230000009467 reduction Effects 0.000 abstract description 2
- 230000001681 protective effect Effects 0.000 abstract 3
- 238000005516 engineering process Methods 0.000 description 13
- 239000000203 mixture Substances 0.000 description 6
- 230000008569 process Effects 0.000 description 6
- 230000015572 biosynthetic process Effects 0.000 description 5
- 238000005538 encapsulation Methods 0.000 description 5
- 238000003801 milling Methods 0.000 description 5
- 229920002120 photoresistant polymer Polymers 0.000 description 5
- 230000003321 amplification Effects 0.000 description 4
- 239000004020 conductor Substances 0.000 description 4
- 238000003199 nucleic acid amplification method Methods 0.000 description 4
- 230000008859 change Effects 0.000 description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 239000004973 liquid crystal related substance Substances 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 238000001259 photo etching Methods 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 229910000679 solder Inorganic materials 0.000 description 2
- 241001269238 Data Species 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 230000004907 flux Effects 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 230000008676 import Effects 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 229910052742 iron Inorganic materials 0.000 description 1
- 239000012528 membrane Substances 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 238000007789 sealing Methods 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- MAKDTFFYCIMFQP-UHFFFAOYSA-N titanium tungsten Chemical compound [Ti].[W] MAKDTFFYCIMFQP-UHFFFAOYSA-N 0.000 description 1
- 238000003466 welding Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1345—Conductors connecting electrodes to cell terminals
- G02F1/13452—Conductors connecting driver circuitry and terminals of panels
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3157—Partial encapsulation or coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
- H01L2021/60007—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation involving a soldering or an alloying process
- H01L2021/60022—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation involving a soldering or an alloying process using bump connectors, e.g. for flip chip mounting
- H01L2021/60225—Arrangement of bump connectors prior to mounting
- H01L2021/60232—Arrangement of bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor chip
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
- H01L2021/60007—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation involving a soldering or an alloying process
- H01L2021/60022—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation involving a soldering or an alloying process using bump connectors, e.g. for flip chip mounting
- H01L2021/60225—Arrangement of bump connectors prior to mounting
- H01L2021/60262—Lateral distribution of bump connectors prior to mounting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/1147—Manufacturing methods using a lift-off mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13026—Disposition relative to the bonding area, e.g. bond pad, of the semiconductor or solid-state body
- H01L2224/13027—Disposition relative to the bonding area, e.g. bond pad, of the semiconductor or solid-state body the bump connector being offset with respect to the bonding area, e.g. bond pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
- H01L2224/1401—Structure
- H01L2224/1403—Bump connectors having different sizes, e.g. different diameters, heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
- H01L2224/141—Disposition
- H01L2224/14104—Disposition relative to the bonding areas, e.g. bond pads, of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16104—Disposition relative to the bonding area, e.g. bond pad
- H01L2224/16105—Disposition relative to the bonding area, e.g. bond pad the bump connector connecting bonding areas being not aligned with respect to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29075—Plural core members
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29199—Material of the matrix
- H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83851—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00012—Relevant to the scope of the group, the symbol of which is combined with the symbol of this group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0494—4th Group
- H01L2924/04941—TiN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15788—Glasses, e.g. amorphous oxides, nitrides or fluorides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Nonlinear Science (AREA)
- Mathematical Physics (AREA)
- Crystallography & Structural Chemistry (AREA)
- Chemical & Material Sciences (AREA)
- Optics & Photonics (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Wire Bonding (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
一种可以减小半导体芯片的尺寸的半导体器件制造技术。首先,在绝缘膜上方形成焊盘和其他导线。在包括焊盘和导线的绝缘膜上方形成表面保护膜,并且在表面保护膜中制作开口。该开口位于焊盘上方并露出该焊盘的表面。在包括开口的表面保护层上方形成凸点电极。在此,焊盘小于凸点电极。因此,在与焊盘的同一层中的凸点电极的正下方布置导线。换句话说,在由于焊盘足够小而变得可用的空间中布置导线。
Description
本申请是申请日为2006年9月29日、申请号为200610141811.9、发明名称为“半导体器件及其制造方法”的发明专利申请的分案申请。
技术领域
本发明涉及一种半导体器件及其制造方法,并且更特别地涉及一种对于在LCD(液晶显示器)驱动器中使用的半导体器件有用的技术。
背景技术
日本未审专利公开No.Hei 10(1998)-233507公开了一种技术,对于诸如具有多个输出焊盘的驱动器IC之类的半导体集成电路以及诸如电子时钟之类的电子电路设备,该技术能够减小芯片面积,并实现生产效率的提高和成本的降低。
具体地,输出焊盘放置在待与该输出焊盘连接的驱动晶体管上方,或者放置在逻辑电路上方,使得它们在平面上相互重叠。此外,不仅铝导线,而且凸点电极或阻挡金属也用于半导体器件的布线互连。同样,在半导体集成电路倒装地电键合在印刷电路板上方的情况下,通过将该半导体集成电路的焊剂凸点与该印刷电路板的导线直接连接形成电连接。在这种情况下,凸点电极作为该半导体集成电路的外部连接端子叠置在晶体管上方。
例如,上述专利文献的图18示出,凸点输出焊盘位于驱动晶体管上方。因此,由于驱动晶体管与输出焊盘在平面上重叠,所以可减小芯片面积。此外,文献的图26示出,一个扩散区以及另一个扩散区通过凸点互连电连接。与传统结构相比,该结构使得可以具有多个布线层。
发明内容
近年来,使用液晶作为显示设备的LCD已经得到迅速的推广。这些LCD由驱动它们的驱动器控制。LCD驱动器包括半导体芯片,其典型地安装在玻璃衬底上。构成LCD驱动器的该半导体芯片具有这样的结构:多个晶体管和多层互连形成于表面上具有凸点电极的半导体衬底上方。该芯片通过形成在表面上的凸点电极安装到玻璃衬底上方。在此,半导体芯片和玻璃衬底通过凸点电极连接。为了增大粘着力,扩大凸点电极面积以增大半导体芯片与玻璃衬底之间的接触面积。换句话说,构成LCD驱动器的半导体芯片的凸点电极远大于用于一般目的的半导体芯片的凸点电极。
在LCD驱动器中,用作钝化膜的绝缘膜形成在凸点电极下方,并通过绝缘膜中的开口与形成于多层互连的顶层中的焊盘连接。通常,根据凸点电极的面积确定开口的面积和焊盘的面积,以使它们几乎相等。
如上所述,匹配较大凸点电极的焊盘形成于半导体芯片多层互连的顶层中。更具体地,具有几乎与凸点电极相同面积的焊盘形成于顶层中。这意味着为了留出用于在多层互连的顶层中形成不同于焊盘的互连导线的空间,半导体芯片的尺寸必须比较大。
另一个问题在于,在其中凸点电极形成于键合焊盘正上方的普通结构中,凸点电极的位置是固定的,存在关于诸如焊盘之类的布线单元的布局布置的限制。因此,很难采用允许有效地减小半导体芯片尺寸的布局布置。
本发明的一个目的是提供一种允许减小半导体芯片尺寸的技术。
本发明的另一个目的是提供一种允许形成于半导体芯片中的互连导线的布局布置的较大裕度的技术。
根据本说明书的以下详细描述以及附图,本发明的上述和其他目的以及新颖特征将变得更加明显。
下面简要地概括将在此公开的本发明的优选实施例。
根据本发明的一个方面,一种半导体器件包括半导体芯片,该半导体芯片包括:(a)焊盘,其形成于半导体衬底上方;(b)绝缘膜,其在该焊盘上方,具有一个开口;以及(c)凸点电极,其形成于包括该开口的绝缘膜的上方。在此,凸点电极大于焊盘,并且不同于焊盘的导线通过该绝缘膜形成于凸点电极下方的层中。
根据本发明的另一个方面,一种半导体器件包括半导体芯片,该半导体芯片包括:(a)焊盘,其形成于半导体衬底上方;(b)绝缘膜,其在该焊盘上方,具有一个开口;以及(c)凸点电极,其形成于包括该开口的绝缘膜的上方。在此,凸点电极大于焊盘;并且凸点电极包括具有较小宽度的第一部分以及具有宽度大于第一部分宽度的第二部分。
根据本发明的又一个方面,一种半导体器件的制造方法包括以下步骤:(a)在半导体衬底上方的层中形成焊盘以及不同于该焊盘的导线;(b)在该焊盘以及不同于该焊盘的导线上方形成绝缘膜;(c)在该绝缘膜中制作开口以露出焊盘的表面;以及(d)在包括开口的绝缘膜的上方形成凸点电极。在此,通过该绝缘膜在所述凸点电极下方的层中形成该焊盘以及不同于该焊盘的导线。
根据本发明的又一个方面,一种半导体器件的制造方法包括以下步骤:(a)在半导体衬底上方形成焊盘;以及(b)在该焊盘上方形成绝缘膜。该方法还包括步骤:(c)在绝缘膜中制作开口以露出焊盘的表面;以及(d)在包括开口的绝缘膜的上方形成凸点电极。在此,凸点电极包括具有较小宽度的第一部分以及具有宽度大于第一部分宽度的第二部分。
下面简要描述由本发明的优选实施例带来的效果。
可以有效地使用凸点电极之下的空间并且可以减小半导体芯片的尺寸。可以与凸点电极的位置无关地布置焊盘,这允许包括焊盘的互连导线的布局布置的较大裕度。
附图说明
将参考附图更加具体地描述本发明,其中:
图1是根据本发明的第一实施例的半导体芯片的平面图;
图2是沿着图1中的线A-A’所取的截面图;
图3是沿着图1中的线B-B’所取的截面图;
图4是图1中的线C所指示的区域的放大平面图,其示出导线形成于线性布置的凸点电极的正下方;
图5是图1中的线D所指示的区域的放大平面图,其示出导线形成于以Z字形图案布置的凸点电极的正下方;
图6是表示在根据第一实施例的半导体器件制造工艺中的一个步骤的截面图;
图7是表示在半导体器件制造工艺中图6中的步骤之后的步骤的截面图;
图8是表示在半导体器件制造工艺中图7中的步骤之后的步骤的截面图;
图9是表示在半导体器件制造工艺中图8中的步骤之后的步骤的截面图;
图10是表示在半导体器件制造工艺中图9中的步骤之后的步骤的截面图;
图11是表示在半导体器件制造工艺中图10中的步骤之后的步骤的截面图;
图12表示将半导体芯片安装在玻璃衬底上;
图13是安装在玻璃衬底上的半导体芯片的放大图;
图14表示LCD的一般结构;
图15表示另一类型LCD的一般结构;
图16表示如何将半导体芯片安装到TCP(带式载体封装)形式的封装衬底上;
图17表示以TCP形式封装的半导体芯片位于玻璃衬底与印刷电路板之间的例子;
图18表示如何将半导体芯片安装在COF(薄膜上芯片)形式的封装衬底上;
图19表示以COF形式封装的半导体芯片位于玻璃衬底与印刷电路板之间的例子;
图20是根据本发明的第二实施例的半导体芯片的局部平面图;
图21是表示第二实施例的一种变体的平面图;以及
图22是表示第二实施例的另一种变体的平面图。
具体实施方式
以下将根据需要分别描述下述的优选实施例,但是除非另有说明,否则这些优选实施例并非是彼此不相关的。这些实施例在整体上或部分地是彼此的变体,并且有时一种描述是另一种描述的具体形式或补充形式。
同样,在下述的优选实施例中,即使在元件的数值数据(件数、数值、数量、范围等)是用特定的数值数字来表示时,除非另有说明或者其在理论上限于该特定的数值数字,否则这些数值数据都不限于所表示的特定数值数字;其可以大于或小于该特定的数值数字。
在下述的优选实施例中,无需赘言,除非另有说明或在理论上必要,否则其组成元件(包括组成步骤)并非是必需的。
同样地,在下述的优选实施例中,当对某些元件指示特定的形式或位置关系时,除非另有说明或者除非从理论的观点看只应当使用该特定的形式或位置关系,否则其都应当解释为包括与这些特定形式或位置关系等同或相似的形式或位置关系。对于上面提到的数值或范围,情况也是如此。
接下来,将参考附图详细地描述本发明的优选实施例。在用于说明优选实施例的所有图中,基本上用相同的参考标号表示具有相同功能的元件,并且省略其重复描述。
第一实施例
图1是表示根据第一实施例的半导体芯片1(半导体器件)的结构的平面图。根据第一实施例的半导体芯片1是用于LCD的驱动器。参考图1,半导体芯片1具有半导体衬底2,该衬底例如采取拉长的矩形的形状,并且例如,在其主表面上形成驱动液晶显示器的LCD驱动器。该驱动器具有通过给构成LCD的单元阵列中的每个像素提供电压而控制液晶分子的定向的功能,并且该驱动器包括栅极驱动电路3、源极驱动电路4、液晶电路5、图形RAM(随机访问存储器)6以及***电路7。
在半导体芯片1的***附近,沿着半导体芯片1的***以规则的间隔布置多个凸点电极8。这些凸点电极8位于半导体芯片1的元件和互连导线所处的有源区域上方。多个凸点电极8包括用于集成电路的凸点电极,其对于集成电路配置来说是必需的,还包括假电极(dummyelectrode),其对于集成电路配置来说不是必需的。凸点电极8在半导体芯片1的一个长边和两个短边的附近以Z字形图案布置。以Z字形图案布置的多个凸点电极8主要作为用于栅极输出信号或源极输出信号的凸点电极来使用。围绕半导体芯片1的长边的中心以Z字形图案布置的凸点电极8是用于源极输出信号的凸点电极,而沿着半导体芯片1的长边、在其角的附近以Z字形图案布置的那些凸点电极8以及沿着半导体芯片1的短边以Z字形图案布置的那些凸点电极8是用于栅极输出信号的凸点电极。这种Z字形图案使得可以布置很多对栅极输出信号和源极输出信号来说必需的凸点电极,同时又不需要增大半导体芯片1的尺寸。换句话说,可以减小芯片尺寸并且同时增大凸点电极的数目。
在半导体芯片1的另一个长边的附近,不是以Z字形图案而是线性地布置凸点电极8。线性布置的凸点电极8是用于数字输入信号或模拟输入信号的凸点电极。同样,假凸点电极围绕半导体芯片1的四个角布置。在图1所示的例子中,用于栅极输出信号或源极输出信号的凸点电极8以Z字形图案布置,并且用于数字输入信号或模拟输入信号的凸点电极8线性地布置。然而,还可以是用于栅极输出信号或源极输出信号的凸点电极8线性地布置,而用于数字输入信号或模拟输入信号的凸点电极8以Z字形图案布置。
图2是沿着图1中的线A-A’所取的截面图。在图2中,省略了顶层下方的层。尽管没有在图2中示出,但是在半导体衬底上方形成诸如MISFET(金属绝缘体半导体场效应晶体管)之类的半导体元件,并在该半导体元件上方制作多层互连。图2示出了在多层互连结构的顶层之上的多层互连。
如图2所示,在例如氧化硅的绝缘膜9上方制作顶层互连布线。该顶层互连布线包括例如焊盘10和不同于焊盘10的导线11a和11b。导线11a和11b例如是用于信号的信号线或用于电源的电源线或假导线。焊盘10和导线11a、11b例如包括铝膜。
在焊盘10和导线11a、11b上方形成表面保护膜(钝化膜)12,使得覆盖焊盘10和导线11a、11b。例如,表面保护膜12包括氮化硅的绝缘膜。在表面保护膜12中制作开口13以露出焊盘10的表面,并通过UBM膜14作为内层(undercoat)金属膜,在包括开口13的内部的表面保护膜12上方形成凸点电极8。
在凸点电极8下方是包括焊盘10和导线11a、11b的布线层以及位于该包括焊盘10和导线11a、11b的布线层下方的多个其他的布线层(未示出)。类似地,在凸点电极8下方形成诸如上述的MISFET之类的半导体元件(未示出)。由此,本实施例使得可以通过有效地利用凸点电极8下方的空间而减小半导体芯片1的芯片面积。
本发明的一个特点在于,开口13和焊盘10小于凸点电极8。传统地,在凸点电极8下方形成尺寸几乎等于凸点电极8的开口13,并且在开口13下方形成大于凸点电极8的焊盘10。换句话说,在凸点电极8下方形成焊盘10,并且焊盘10的尺寸与凸点电极8的尺寸几乎相同。然而,在构成LCD驱动器的半导体芯片1中,应当扩大凸点电极8以便确保其与玻璃衬底的粘着。因此,在凸点电极8下方的层中形成的焊盘10应当较大。如果焊盘10太大,则很难在多层互连的顶层中给不同于焊盘10的导线留下空间,并且因此,必须要增大半导体芯片1的尺寸。另一方面,在这个第一实施例中,如图2所示,开口13和焊盘10小于凸点电极8。换言之,凸点电极8大于焊盘10。以这种方式,当焊盘10小于凸点电极8时,在凸点电极8下方的层中为不同于焊盘10的导线11a、11b留下了空间。这可以如下文来进行。在传统的结构中,由于焊盘10位于凸点电极8正下方的顶层中,所以不可能在同一顶层中制作其他的导线。另一方面,在第一实施例中,由于焊盘10小于凸点电极8,所以在焊盘10所处的同一顶层中凸点电极8的正下方留出可用于其他导线11a、11b的形成的空间。因此,除了焊盘10以外,可以在凸点电极8正下方形成导线11a和11b,使得可以有效地利用凸点电极8正下方的空间,并可以减小半导体芯片1的尺寸。
第一实施例的特征在于,凸点电极8的尺寸保持不变,并且焊盘10小于凸点电极8,为不同于用于凸点电极8的焊盘10的导线的形成留出空间。总之,在凸点电极8粘着到玻璃衬底的面积足够大的同时,为不同于焊盘10的导线留出空间以便可以减小半导体芯片1的尺寸。在前面的“背景技术”中引用的专利文献中既没有描述也没有暗示该技术思想,这是第一实施例所独有的。例如,可以通过增大凸点电极的尺寸而不改变焊盘尺寸,制作大于焊盘的凸点电极;然而,在这种情况下,焊盘本身的尺寸没有减小,并且不能获得由于减小焊盘尺寸而留出的空间。因此,不能减小半导体芯片的尺寸。此外,较大的凸点电极导致较大的半导体芯片,这意味着不可能减小半导体芯片的尺寸。如上所述,有两种方法可以实现小于凸点电极的焊盘电极:一种是增大凸点电极的尺寸,另一种是减小焊盘的尺寸。这两种方法在焊盘电极小于凸点电极方面是相同的,但是减小焊盘尺寸的那种方法与另一种方法的明显不同在于,在焊盘所处的同一层中在凸点电极下方为不同于焊盘的导线留出空间。此外,由于焊盘本身的尺寸减小,因此焊盘宽度可以小于不同于焊盘的相对宽的导线,诸如电源线。
图3是沿着图1的线B-B’所取的截面图。如图3所示,在沿着线B-B’所取的截面中,在绝缘膜9上方形成焊盘10,并且形成表面保护膜12使得覆盖焊盘10。在表面保护膜12中制作开口13,并在开口13的底部露出焊盘10的表面。在包括开口13的内部的表面保护膜12上方通过UBM膜14形成凸点电极8。在沿着线B-B’所取的截面的方向上,焊盘10的宽度几乎等于或大于凸点电极8的宽度。换句话说,在沿着图2中线A-A’所取的截面的方向上,焊盘10的宽度小于凸点电极8的宽度,并且在凸点电极8的正下方形成焊盘10以及其他信号线和电源线。另一方面,在沿着图3中的线B-B’所取的截面的方向上,在凸点电极8的正下方形成的焊盘10的宽度几乎等于凸点电极8的宽度。
图4是图1中的区域C的放大平面图,表示导线形成在线性布置的凸点电极8的正下方。如图4所示,矩形凸点电极8沿着短边方向(垂直于长边方向)并排排列。在凸点电极8下方形成表面保护膜12,并且在表面保护膜12中制作开口13。在形成于表面保护膜12中的开口13下方的层中形成焊盘10。焊盘10与部分地埋于开口中的凸点电极8电连接。焊盘10是方形的,并且其一个边稍微长于凸点电极8的短边。因此如图4所示,焊盘10的长度稍微大于凸点电极8的短边方向上的凸点电极8的长度。另一方面,焊盘10的长度远远小于凸点电极8的长边方向上的凸点电极8的长度。具体地,焊盘10小于凸点电极8,并且焊盘10只位于凸点电极8的一端的下方。因此,在凸点电极8的长边方向上,在焊盘10所处的同一布线层中留出空间。在该空间中形成不同于焊盘10的导线11a-11c。根据第一实施例,如上所述,可以在焊盘10所处的同一层中在凸点电极8的正下方形成导线11a-11c。由于可以有效地使用矩形大凸点电极8正下方的空间,因此可以减小半导体芯片的尺寸。
导线11a-11c是信号线、电源线或假导线,并且可以具有不同的宽度。图4表示导线11c宽于导线11a和11b。传统地,焊盘尺寸与凸点电极8的尺寸相似,并且焊盘宽度与其他导线相比相对较大。另一方面,在本第一实施例中,焊盘10小于凸点电极8,并且在凸点电极8的正下方留出可用于形成导线的空间。因此,焊盘10的宽度可能小于例如在上述空间中形成的电源线的宽度。因此,根据第一实施例,焊盘10的宽度可以小于其它导线的宽度。
导线11a-11c沿着与凸点电极8的长边方向垂直的方向延伸。尽管从有效利用空间的角度出发希望导线11a-11c能够垂直于凸点电极8的长边方向,但是它们并不一定要垂直于凸点电极8的长边方向。例如,依赖于互连图案,导线可以与凸点电极8的长边倾斜地交叉。即使在这种情况下,凸点电极8正下方的空间也是可用的,并且半导体芯片可以更小。
图5是图1中的区域D的放大平面图,表示导线位于以Z字形图案布置的凸点电极8的正下方。如图5所示,如图4中那样,在凸点电极8的长边方向上,凸点电极8的宽度远远大于焊盘10的宽度,并且在焊盘10所处的同一层中在凸点电极8的长边方向上留出空间。在该空间中形成导线11d-11k。当凸点电极8以Z字形图案布置时,它们形成如图5所示的两行。因此,在凸点电极8的正下方留出的空间大于当凸点电极8形成一行时的情况。这意味着如果形成与凸点电极8的尺寸类似的焊盘,则将不可能在凸点电极8的正下方形成除了焊盘之外的其他导线。在这种情况下,当凸点电极8以Z字形图案布置时(这意味着它们布置成两行),可用于形成导线的空间将小于当凸点电极8布置成一行时的情况。然而,如图5所示,在第一实施例中,在第一行中的凸点电极8的正下方形成导线11d-11g,并且在第二行的凸点电极8的正下方形成导线11h-11k。因此,即使当凸点电极8以Z字形图案布置时,也可以几乎与当凸点电极8布置成一行时一样有效地使用凸点电极8正下方的空间。关于半导体芯片的凸点电极8,不仅可以在布置成一行的凸点电极8的下方,而且可以在布置成Z字形图案的凸点电极8的下方形成导线,并且由此可以减小半导体芯片的尺寸。
图1中的区域D(图5)中的凸点电极8的数目大于图1的区域C(图4)中的凸点电极8的数目。这是因为在图1的区域D中需要更多的凸点电极8,以便驱动如图15所示的LCD屏幕区域20(稍后将描述)的元件。图1的区域D中的凸点电极8主要用于LCD屏幕区域20的元件的栅极和源极。
接下来,将参考附图描述根据第一实施例的半导体器件的制造方法。例如,在单晶硅的半导体衬底上方形成诸如MISFET之类的半导体元件,并且在该半导体元件上方制作多层互连,尽管没有示出。图6表示在顶层中形成的导线,其中省略了顶层中的导线下方的层。
例如,如图6所示,形成二氧化硅的绝缘膜9。可以使用CVD(化学汽相淀积)工艺形成绝缘膜9。可以在绝缘膜9上方叠置钛或氮化钛膜、铝膜和钛或氮化铁膜。然后,通过光刻或蚀刻在该叠置膜上进行构图,并且通过该构图工艺形成焊盘10和导线11a、11b。由此形成的焊盘10小于通过稍后将描述的工艺形成的凸点电极。导线11a和11b形成于凸点电极的正下方。
接下来,如图7所示,在其中形成焊盘10和导线11a、11b的绝缘膜9上方形成表面保护膜12。表面保护膜12例如包括氮化硅膜,并通过CVD工艺制成。接下来,通过光刻或蚀刻在表面保护膜12中制作一个开口13。该开口13位于焊盘10上方,并且使焊盘10的表面露出。开口13应当小于焊盘10。
接下来,如图8所示,在包括开口13的内部的表面保护膜12上方形成UBM(凸点下金属:under bump metal)膜14。UBM膜14通过溅射制成,并且包括钛、镍、钯、钛钨合金、氮化钛或金的单膜,或这些材料的叠层膜。UBM膜14不仅具有改善凸点电极8与焊盘10和表面保护膜12的粘着的功能,而且还具有可以抑制或防止由后续工艺制成的导电膜16的金属元件向导线11a、11b等的移动,或导线11a、11b等的金属元件向导电膜16的移动的阻挡功能。UBM膜14的平面图尺寸大于开口13的尺寸,并且几乎等于导电膜16的尺寸。
接着,如图9所示,在UBM膜14上方涂覆光刻胶(resist)膜15之后,通过对光刻胶膜15进行曝光和显影进行构图。以一种不会在凸点电极形成区域中留下光刻胶膜15的方式来进行构图。然后,如图10所示,例如,通过镀覆(plate)形成金膜作为导电膜16。然后,如图11所示,通过去除构图光刻胶膜15以及被光刻胶膜15覆盖的UBM膜14部分,可以形成包括导电膜16和UBM膜14的凸点电极8。接下来,通过对半导体衬底进行划片来生产单独的半导体芯片。
根据第一实施例,由于在凸点电极8的正下方形成的焊盘10较小,因此可以在凸点电极8的下方形成导线11a和11b。可以在凸点电极8的正下方的同一层中形成焊盘10和导线11a、11b,以便能够有效地使用凸点电极8正下方留出的空间,并减小半导体芯片的尺寸。
根据第一实施例的半导体器件制造方法与传统的半导体器件制造方法相同,除了以一种在凸点电极8的正下方形成焊盘10以及应当与焊盘10位于同一层中的导线11a和11b的方式来进行构图。因此,制造根据第一实施例的半导体器件不需要复杂的制造工艺。这意味着在不需要任何对制造工艺的重大改变的情况下可以获得有利的效果。
接下来,将如上所述地生产的半导体芯片键合到封装衬底上。图12表示在玻璃衬底17a上方安装半导体芯片1(COG:玻璃上芯片)的情况。如图12所示,在玻璃衬底17a上安装玻璃衬底17b,形成一个LCD屏幕区域。将作为LCD驱动器的半导体芯片1安装到该LCD屏幕区域的附近的玻璃衬底17a上。半导体芯片1具有凸点电极8,其中凸点电极8通过各向异性导电膜19与玻璃衬底17a上形成的端子相连接。该玻璃衬底17a和柔性印刷电路板18同样通过各向异性导电膜19而连接。在以这种方式安装到玻璃衬底17a上的半导体芯片1中,用于输出的凸点电极8与LCD屏幕区域电连接,并且用于输入的凸点电极8与柔性印刷电路板18相连接。
图13是安装到玻璃衬底17a上的半导体芯片1的放大图。如图13所示,端子20a位于玻璃衬底17a上方,并且半导体芯片1的凸点电极8与端子20a电连接。在此,凸点电极8和端子20a不是直接连接,而是通过各向异性导电膜19而连接。
图14表示LCD的一般结构。如图14所示,LCD屏幕区域20位于玻璃衬底上方,并且图像显示在屏幕区域20上。将作为LCD驱动器的半导体芯片1安装在屏幕区域20的附近的玻璃衬底上方。将柔性印刷电路板18安装在半导体芯片1的附近,并且半导体芯片1作为驱动器位于印刷电路板18与LCD屏幕区域20之间。半导体芯片1可以以这种方式安装到玻璃衬底17a上方。
迄今为止,已经将LCD驱动器安装到封装衬底上的工艺作为COG的一个例子进行了说明,其中将半导体芯片1安装到玻璃衬底17a上。接下来,将说明封装半导体芯片1的其他形式的工艺。
图15示出了作为半导体芯片封装的非COG例子的TCP(带式载体封装)形式21和COF(薄膜上芯片)形式22。图16示出了如何将半导体芯片1安装到TCP形式的封装衬底上。参考图16,封装衬底是带状(带衬底)的薄膜衬底23,并且,例如,在薄膜衬底23上方形成铜的引线24。将半导体芯片1安装到薄膜衬底23上方,使得凸点电极8粘附到引线24。用树脂25密封半导体芯片1。图17示出了以TCP形式封装的半导体芯片1位于玻璃衬底17a与印刷电路板28之间的例子。如图17所示,玻璃衬底17a通过各向异性导电膜26与形成于薄膜衬底23上方的引线24连接,并且类似地,形成于薄膜衬底23上方的引线24通过各向异性导电膜27与印刷电路板28相连接。
图18示出了如何以COF形式将半导体芯片1安装到封装衬底上。参考图18,封装衬底是带状的薄膜衬底29。如在TCP形式中那样,铜的引线30位于薄膜衬底29上方,但是与TCP形式不同,将引线30固定在薄膜衬底29上正好与凸点电极8相连接的区域。以一种使凸点电极8粘附到引线30的方式将半导体芯片1安装到薄膜衬底29上方。在半导体芯片1与薄膜衬底29之间的间隙中有底层填料(underfill)31。图19示出了以COF形式将半导体芯片1安装到玻璃衬底17a与印刷电路板28之间的例子。如图19所示,玻璃衬底17a通过各向异性导电膜26与形成于薄膜衬底29上方的引线30相连接,并且类似地,形成于薄膜衬底29上方的引线30通过各向异性导电膜27与印刷电路板28相连接。
可以以如上所述的各种形式来封装作为LCD驱动器的半导体芯片1。
第二实施例
第二实施例涉及具有宽布局裕度的半导体器件,其与凸点电极位置无关地优化焊盘的位置。
图20是根据第二实施例的半导体芯片的局部平面图。参考图20,焊盘10通过形成在表面保护膜12中的开口13与作为凸点电极8的一部分的焊盘连接部分8a连接。凸点电极8包括:将与焊盘10连接的焊盘连接部分8a;将与封装衬底的端子连接的端子连接部分8c;以及连接焊盘连接部分8a与端子连接部分8c的布线部分8b。传统的凸点电极只包括连接焊盘的端子连接部分。换句话说,在传统的凸点电极中,端子连接部分还用作焊盘连接部分,这意味着焊盘连接部分与端子连接部分在平面上彼此重叠。另一方面,在根据第二实施例的凸点电极8中,焊盘连接部分8a与端子连接部分8c形成于如平面图中所见的不同位置,并且如平面图中所见的不同位置中的焊盘连接部分8a与端子连接部分8c通过布线部分8b连接。焊盘连接部分8a和端子连接部分8c在导线宽度上大于布线部分8b,如平面图中所见的那样。这是因为焊盘连接部分8a和端子连接部分8c必须分别与玻璃衬底(或薄膜衬底)上的焊盘10和引线连接,并且因此它们的平面表面必须足够大以确保连接。由于布线部分8b的导线宽度相对较小,因此不太可能与其他的布线部分8b接触,从而允许互连布线配置的较大裕度。
由于这样来构造每个凸点电极8,因此焊盘10不以Z字形图案来布置,而是在X方向上布置成一行,同时凸点电极8的端子连接部分8c以Z字形图案布置。这意味着可以与凸点电极的位置无关地确定焊盘的位置。传统地,凸点电极和焊盘在平面上相互重叠;并且当凸点电极在Y方向上以Z字形图案布置时,焊盘也应当在Y方向上以Z字形图案布置。在这种情况下,焊盘布置成两行,并且不同于焊盘的导线不能位于焊盘所处的区域中。因此,在这种情况下,即使当焊盘形成得小于凸点电极以便如上所述地根据第一实施例形成不同于焊盘的导线,也不可能增大用于形成不同于焊盘的导线的空间,因为焊盘在Y方向上形成为两行。另一方面,根据第二实施例,即使当凸点电极8以Z字形图案布置时,焊盘10也不必以Z字形图案布置,而可以如图20所示的那样在X方向上布置成一行。因此,焊盘10所占的空间比焊盘10布置成两行的时候要小。由于焊盘10所占的空间较小,因此可以在焊盘10所处的同一层中在凸点电极8下方留出足够的空间来形成不同于焊盘10的导线11a-11k。因此,可以进一步减小半导体芯片的尺寸。形成于凸点电极8正下方的导线11a-11k不一定是线性的;它们可以是折叠或弯曲的。
如上所述,本发明的一个特点在于,凸点电极8包括焊盘连接部分8a、布线部分8b以及端子连接部分8c,并且焊盘连接部分8a与端子连接部分8c在平面上不重叠。焊盘连接部分8a、布线部分8b以及端子连接部分8c在同一层中。这使得可以在Y方向上延伸的凸点电极8以Z字形图案布置,同时焊盘10在X方向上布置成一行。由于作为凸点电极8的一部分的端子连接部分8c键合到诸如玻璃衬底的封装衬底,因此其宽度形成得大于布线部分8b的宽度以及焊盘连接部分8a的宽度,以便确保所需的粘着力。可以如下来解释本实施例的凸点电极8包括焊盘连接部分8a、布线部分8b和端子连接部分8c的这一特点:凸点电极8包括较窄的布线部分(第一部分)8b以及宽于布线部分8b的端子连接部分(第二部分)8c。这使得与封装衬底接触的面积可以足够大,并且凸点电极8以较小的间隔以Z字形图案布置。换句话说,凸点电极8的端子连接部分8c相对较宽,因为端子连接部分8c将要键合到封装衬底,而布线部分8b的宽度相对较小,因为布线部分8b只是用于连接焊盘连接部分与端子连接部分,因此凸点电极8可以以较小的间隔以Z字形图案布置。
根据第二实施例,可以与凸点电极位置无关地确定焊盘的位置,使得有效地减小半导体芯片的尺寸。换句话说,由于允许焊盘配置的较大裕度,因此可以有效地减小半导体芯片的尺寸。此外,由于可以与焊盘10无关地增大凸点电极8的端子连接部分8c的面积,因此可以灵活地改变与封装衬底的接触面积。
根据第二实施例的半导体器件的制造方法几乎与在第一实施例中的相同。不同之处在于,凸点电极8包括焊盘连接部分8a、布线部分8b以及端子连接部分8c,并且焊盘连接部分8a与端子连接部分8c在平面上不重叠。此外,端子连接部分8c的宽度应当大于布线部分8b的宽度。制造根据第二实施例的半导体器件时考虑了这些方面。
接下来,将说明第二实施例的一个变体。图21是第二实施例的一个变体的平面图。图21示出了焊盘10在X方向上布置成一行并且凸点电极8的端子连接部分8c在Y方向上布置成一行的情况。该变体也是通过使用包括焊盘连接部分8a、布线部分8b和端子连接部分8c的凸点电极8来实现的。例如,即使当凸点电极8的端子连接部分8c在Y方向上布置成一行以便符合用户要求时,焊盘10也可以在X方向上布置成一行。焊盘10的位置可以与形成端子连接部分8c的位置无关地进行确定。同样,尽管在图21中没有示出,但不同于焊盘10的导线形成于焊盘10所处的同一层中的凸点电极8的正下方。因此,可以有效地利用凸点电极8正下方的空间,使得减小半导体芯片的尺寸。此外,由于这允许焊盘10的布局布置的较大裕度,因此可以通过优化焊盘10的位置来进一步减小半导体芯片的尺寸。图21表示出凸点电极8的布线部分8b弯曲成直角;然而,作为替代,它们也可以是成曲线的。
图22是表示第二实施例的另一个变体的平面图。图22示出了焊盘10在X方向上布置成一行并且凸点电极8的端子连接部分8c在Y方向上以Z字形图案布置的情况。该变体也是通过使用包括焊盘连接部分8a、布线部分8b以及端子连接部分8c的凸点电极8而实现的。例如,即使当凸点电极8的端子连接部分8c在Y方向上以Z字形图案布置以便符合用户要求时,焊盘10也可以在X方向上布置成一行。焊盘10的位置可以与形成端子连接部分8c的位置无关地进行确定。同样,尽管在图22中没有示出,但不同于焊盘10的导线形成于焊盘10所处的同一层中的凸点电极8的正下方。因此,可以有效地利用凸点电极8正下方的空间,使得减小半导体芯片的尺寸。此外,由于这允许焊盘10的布局布置的较大裕度,因此可以通过优化焊盘10的位置来进一步减小半导体芯片的尺寸。
迄今为止,已经参照本发明的实施例对本发明人做出的本发明进行了详细的说明。然而,本发明不限于此,并且很明显,在不偏离本发明的精神和范围的情况下,可以以各种方式对这些细节进行修改。
尽管在上述实施例中凸点电极8和焊盘10都沿着半导体芯片的四个边而定位,但是很明显本发明不限于这种情况。例如,焊盘10还可以位于半导体芯片1的四个边的附近,而凸点电极8延伸到半导体芯片1的中心。可选地,焊盘10还可以位于半导体芯片1的中心,而凸点电极8延伸到半导体芯片1的四个边。
在对上述实施例的描述中,假设了半导体器件用作LCD驱动器,但是本发明并不限于这种情况,并且本发明可以适用于具有凸点电极的各种各样的半导体器件。
本发明可以广泛地用于半导体制造工业。
Claims (17)
1.一种半导体器件的制造方法,包括以下步骤:
(a)在半导体衬底上方形成焊盘;
(b)在所述焊盘上方形成绝缘膜;
(c)在所述绝缘膜中制作开口以露出所述焊盘的表面;以及
(d)在包括所述开口的所述绝缘膜上方形成凸点电极,
其中所述凸点电极包括具有较小宽度的第一部分以及具有宽度大于所述第一部分宽度的第二部分。
2.根据权利要求1所述的半导体器件的制造方法,其中所述凸点电极包括将与所述焊盘相连接的焊盘连接部分、将与封装衬底的端子相连接的端子连接部分以及连接所述焊盘连接部分与所述端子连接部分的布线部分,并且所述第一部分是所述布线部分,以及所述第二部分是所述端子连接部分。
3.根据权利要求2所述的半导体器件的制造方法,其中所述焊盘连接部分和所述端子连接部分在平面上不重叠。
4.根据权利要求1所述的半导体器件的制造方法,还包括以下步骤:
(e)将所述半导体衬底分成多片,以获得半导体芯片;以及
(f)利用所述凸点电极,将所述半导体芯片安装到封装衬底上方。
5.根据权利要求4所述的半导体器件的制造方法,其中所述封装衬底是玻璃衬底。
6.根据权利要求4所述的半导体器件的制造方法,其中所述封装衬底是带衬底。
7.一种半导体器件,包括:
(a)基本矩形形状的半导体衬底;
(b)半导体元件,形成在所述半导体衬底的主表面上;
(c)第一绝缘膜,形成在所述半导体衬底的所述主表面上方,以覆盖所述半导体元件;
(d)焊盘电极,形成在所述第一绝缘膜上;
(e)第二绝缘膜,形成为覆盖所述焊盘电极,所述第二绝缘膜在所述焊盘电极的上侧分别具有开口;以及
(f)基本矩形形状的凸点电极,形成在所述第二绝缘膜上并且分别经由所述第二绝缘膜的所述开口电连接到所述焊盘电极,每一个所述凸点电极的一部分分别布置成在平面上与所述焊盘电极重叠;
其中每一个所述焊盘电极的面积小于每一个所述凸点电极的面积,
其中所述凸点电极在第一方向上以预定间隔布置,所述第一方向沿着所述半导体衬底的长边,
其中布置每个所述凸点电极,使得每一个所述凸点电极的长边沿着所述半导体衬底的短边,以及
其中每一个所述凸点电极在所述第一方向上的宽度小于所述焊盘电极在所述第一方向上的宽度。
8.根据权利要求7所述的半导体器件,其中多个布线层布置在所述凸点电极下方,并且沿着所述第一方向延伸。
9.根据权利要求8所述的半导体器件,其中所述布线层布置成在平面上与所述凸点电极重叠并且与每一个所述凸点电极的所述长边交叉。
10.根据权利要求7所述的半导体器件,其中在所述第二绝缘膜与每一个所述凸点电极之间形成金属膜,作为用于所述凸点电极的内层金属膜,以及其中所述凸点电极分别经由所述金属膜与所述焊盘电极电连接。
11.根据权利要求10所述的半导体器件,其中所述第二绝缘膜是氮化硅膜。
12.根据权利要求11所述的半导体器件,其中所述第一绝缘膜是氧化硅膜。
13.根据权利要求10所述的半导体器件,其中每一个所述凸点电极由金膜形成。
14.根据权利要求9所述的半导体器件,其中所述布线层和所述焊盘电极二者都包括铝膜,并且其中所述布线层的所述铝膜由与所述焊盘电极的所述铝膜相同的步骤形成。
15.根据权利要求14所述的半导体器件,其中所述布线层和所述焊盘电极中的每一个在所述铝膜的两侧上还包括钛膜和氮化钛膜。
16.根据权利要求7所述的半导体器件,其中每一个所述凸点电极是用于经由各向异性导电膜与安装衬底的布线层电连接的端子。
17.根据权利要求7所述的半导体器件,其中每一个所述焊盘电极在平面上具有方形形状。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005294902A JP4708148B2 (ja) | 2005-10-07 | 2005-10-07 | 半導体装置 |
JP294902/2005 | 2005-10-07 |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2006101418119A Division CN100536119C (zh) | 2005-10-07 | 2006-09-29 | 半导体器件及其制造方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
CN101388351A true CN101388351A (zh) | 2009-03-18 |
Family
ID=37944332
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2006101418119A Active CN100536119C (zh) | 2005-10-07 | 2006-09-29 | 半导体器件及其制造方法 |
CNA2008101685975A Pending CN101388351A (zh) | 2005-10-07 | 2006-09-29 | 半导体器件及其制造方法 |
CN2009101597451A Active CN101593742B (zh) | 2005-10-07 | 2006-09-29 | 半导体器件及其制造方法 |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2006101418119A Active CN100536119C (zh) | 2005-10-07 | 2006-09-29 | 半导体器件及其制造方法 |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2009101597451A Active CN101593742B (zh) | 2005-10-07 | 2006-09-29 | 半导体器件及其制造方法 |
Country Status (5)
Country | Link |
---|---|
US (12) | US20070080416A1 (zh) |
JP (1) | JP4708148B2 (zh) |
KR (2) | KR100933201B1 (zh) |
CN (3) | CN100536119C (zh) |
TW (4) | TWI475604B (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102208409A (zh) * | 2010-03-30 | 2011-10-05 | 台湾积体电路制造股份有限公司 | 集成电路结构 |
Families Citing this family (56)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4708148B2 (ja) | 2005-10-07 | 2011-06-22 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
TWI378540B (en) * | 2006-10-14 | 2012-12-01 | Advanpack Solutions Pte Ltd | Chip and manufacturing method thereof |
TW200847114A (en) * | 2007-05-30 | 2008-12-01 | Au Optronics Corp | A circuit signal connection interface, a manufacture method thereof, and an electronic device using the same |
KR100798896B1 (ko) * | 2007-06-07 | 2008-01-29 | 주식회사 실리콘웍스 | 반도체 칩의 패드 배치 구조 |
US8089156B2 (en) * | 2007-10-24 | 2012-01-03 | Panasonic Corporation | Electrode structure for semiconductor chip with crack suppressing dummy metal patterns |
JP5291917B2 (ja) | 2007-11-09 | 2013-09-18 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
JP4585564B2 (ja) * | 2007-12-13 | 2010-11-24 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP5395407B2 (ja) * | 2008-11-12 | 2014-01-22 | ルネサスエレクトロニクス株式会社 | 表示装置駆動用半導体集積回路装置および表示装置駆動用半導体集積回路装置の製造方法 |
JP5331610B2 (ja) * | 2008-12-03 | 2013-10-30 | ルネサスエレクトロニクス株式会社 | 半導体集積回路装置 |
US8139370B2 (en) * | 2009-03-24 | 2012-03-20 | Viasat, Inc. | Electronic system having field effect transistors and interconnect bumps on a semiconductor substrate |
JP5147779B2 (ja) * | 2009-04-16 | 2013-02-20 | 新光電気工業株式会社 | 配線基板の製造方法及び半導体パッケージの製造方法 |
EP2432006A1 (en) * | 2009-06-16 | 2012-03-21 | Sharp Kabushiki Kaisha | Semiconductor chip and structure for mounting same |
JP5503208B2 (ja) | 2009-07-24 | 2014-05-28 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP5315186B2 (ja) | 2009-09-18 | 2013-10-16 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
JP5448788B2 (ja) * | 2009-12-22 | 2014-03-19 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
DE102010013519B4 (de) * | 2010-03-31 | 2012-12-27 | Siltronic Ag | Verfahren zum Polieren einer Halbleiterscheibe |
JP5746494B2 (ja) | 2010-11-24 | 2015-07-08 | ルネサスエレクトロニクス株式会社 | 半導体装置、液晶ディスプレイパネル及び携帯情報端末 |
US8647974B2 (en) * | 2011-03-25 | 2014-02-11 | Ati Technologies Ulc | Method of fabricating a semiconductor chip with supportive terminal pad |
JP5505398B2 (ja) * | 2011-11-11 | 2014-05-28 | 株式会社デンソー | 電力変換装置 |
US20130193570A1 (en) * | 2012-02-01 | 2013-08-01 | Chipbond Technology Corporation | Bumping process and structure thereof |
US20130292819A1 (en) * | 2012-05-07 | 2013-11-07 | Novatek Microelectronics Corp. | Chip-on-film device |
TWI467719B (zh) * | 2012-05-07 | 2015-01-01 | Novatek Microelectronics Corp | 薄膜覆晶裝置 |
KR20140041975A (ko) | 2012-09-25 | 2014-04-07 | 삼성전자주식회사 | 범프 구조체 및 이를 포함하는 전기적 연결 구조체 |
JP5466280B2 (ja) * | 2012-10-29 | 2014-04-09 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
US9171798B2 (en) | 2013-01-25 | 2015-10-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and apparatus for transmission lines in packages |
JP6334851B2 (ja) | 2013-06-07 | 2018-05-30 | シナプティクス・ジャパン合同会社 | 半導体装置、表示デバイスモジュール、及び、表示デバイスモジュールの製造方法 |
JP6180801B2 (ja) * | 2013-06-07 | 2017-08-16 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
US20150187714A1 (en) * | 2013-12-26 | 2015-07-02 | Globalfoundries Singapore Pte. Ltd. | Integrated circuits including copper pillar structures and methods for fabricating the same |
JP6305759B2 (ja) * | 2013-12-26 | 2018-04-04 | 株式会社ジャパンディスプレイ | 表示装置 |
US9418928B2 (en) | 2014-01-06 | 2016-08-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Protrusion bump pads for bond-on-trace processing |
US9275967B2 (en) | 2014-01-06 | 2016-03-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Protrusion bump pads for bond-on-trace processing |
JP5759029B2 (ja) * | 2014-01-23 | 2015-08-05 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP2015198122A (ja) * | 2014-03-31 | 2015-11-09 | シナプティクス・ディスプレイ・デバイス合同会社 | 半導体装置 |
CN103887251B (zh) * | 2014-04-02 | 2016-08-24 | 华进半导体封装先导技术研发中心有限公司 | 扇出型晶圆级封装结构及制造工艺 |
US9312251B2 (en) * | 2014-06-19 | 2016-04-12 | Shenzhen China Star Optoelectronics Technology Co., Ltd. | Display panel and manufacturing method thereof |
CN105575883B (zh) * | 2014-10-13 | 2018-11-16 | 中芯国际集成电路制造(上海)有限公司 | 一种混合互连结构及其制造方法、电子装置 |
CN105575884B (zh) * | 2014-10-13 | 2018-11-16 | 中芯国际集成电路制造(上海)有限公司 | 一种混合互连结构及其制造方法、电子装置 |
CN105575944B (zh) * | 2014-10-13 | 2018-08-21 | 中芯国际集成电路制造(上海)有限公司 | 一种混合互连结构及其制造方法、电子装置 |
JP6019367B2 (ja) * | 2015-01-13 | 2016-11-02 | 株式会社野田スクリーン | 半導体装置 |
JP5918422B2 (ja) * | 2015-06-04 | 2016-05-18 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP5918421B2 (ja) * | 2015-06-04 | 2016-05-18 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP6019183B2 (ja) * | 2015-06-25 | 2016-11-02 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
CN106449575B (zh) * | 2015-08-07 | 2020-07-24 | 晶宏半导体股份有限公司 | 半导体装置的凸块结构 |
KR20180062508A (ko) * | 2016-11-30 | 2018-06-11 | 삼성디스플레이 주식회사 | 표시 장치 |
US10490493B2 (en) | 2016-12-30 | 2019-11-26 | Innolux Corporation | Package structure and manufacturing method thereof |
US10256179B2 (en) * | 2017-02-06 | 2019-04-09 | Nanya Technology Corporation | Package structure and manufacturing method thereof |
US20180254257A1 (en) * | 2017-03-06 | 2018-09-06 | Innolux Corporation | Package structure and method of manufacturing package structure |
TWI649738B (zh) * | 2017-11-17 | 2019-02-01 | 英屬開曼群島商錼創科技股份有限公司 | 顯示面板及其修復方法 |
CN108732833A (zh) * | 2018-05-24 | 2018-11-02 | 京东方科技集团股份有限公司 | 阵列基板及其制作方法、显示装置 |
KR20200095627A (ko) * | 2019-01-31 | 2020-08-11 | 삼성디스플레이 주식회사 | 표시 장치 |
CN110111687B (zh) * | 2019-05-22 | 2021-12-24 | 深圳秋田微电子股份有限公司 | 一种显示器件及其制备方法 |
CN110707100B (zh) * | 2019-10-16 | 2021-12-31 | 友达光电(昆山)有限公司 | 显示面板 |
DE102020135087A1 (de) | 2020-03-27 | 2021-09-30 | Samsung Electronics Co., Ltd. | Halbleitergehäuse |
US11581278B2 (en) * | 2020-10-19 | 2023-02-14 | Micron Technology, Inc. | Semiconductor device and method of forming the same |
KR20230021204A (ko) | 2021-08-04 | 2023-02-14 | 삼성전자주식회사 | 칩 온 필름 패키지 |
CN113725186B (zh) * | 2021-11-02 | 2022-03-01 | 北京智芯微电子科技有限公司 | 芯片焊盘结构、芯片、晶圆及芯片焊盘结构制作方法 |
Family Cites Families (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0494656A (ja) * | 1990-08-10 | 1992-03-26 | Sawamura Juichi | かぼちや麺の製法 |
JP2988075B2 (ja) * | 1991-10-19 | 1999-12-06 | 日本電気株式会社 | 半導体装置 |
US5485038A (en) * | 1993-07-15 | 1996-01-16 | Hughes Aircraft Company | Microelectronic circuit substrate structure including photoimageable epoxy dielectric layers |
JP3046526B2 (ja) * | 1995-06-21 | 2000-05-29 | 株式会社村上開明堂 | 車両用バックミラーのヒータ制御装置 |
JPH0922912A (ja) * | 1995-07-05 | 1997-01-21 | Casio Comput Co Ltd | 半導体装置及びその製造方法 |
JP3699237B2 (ja) | 1996-03-13 | 2005-09-28 | セイコーインスツル株式会社 | 半導体集積回路 |
US6022792A (en) * | 1996-03-13 | 2000-02-08 | Seiko Instruments, Inc. | Semiconductor dicing and assembling method |
KR100255591B1 (ko) * | 1997-03-06 | 2000-05-01 | 구본준 | 박막 트랜지스터 어레이의 배선 연결 구조 및 그 제조 방법 |
JP3063831B2 (ja) | 1997-08-11 | 2000-07-12 | 日本電気株式会社 | 表示装置及びその製造方法 |
JP3855495B2 (ja) * | 1998-10-16 | 2006-12-13 | セイコーエプソン株式会社 | 半導体装置、それを用いた半導体実装基板、液晶表示装置、および電子機器 |
US6037668A (en) * | 1998-11-13 | 2000-03-14 | Motorola, Inc. | Integrated circuit having a support structure |
JP4021104B2 (ja) * | 1999-08-05 | 2007-12-12 | セイコーインスツル株式会社 | バンプ電極を有する半導体装置 |
JP2001144228A (ja) * | 1999-11-12 | 2001-05-25 | Sanyo Electric Co Ltd | 半導体装置とその製造方法 |
JP2001185552A (ja) * | 1999-12-27 | 2001-07-06 | Hitachi Ltd | 半導体集積回路装置およびその製造方法 |
JP2002198374A (ja) * | 2000-10-16 | 2002-07-12 | Sharp Corp | 半導体装置およびその製造方法 |
US6501525B2 (en) | 2000-12-08 | 2002-12-31 | Industrial Technology Research Institute | Method for interconnecting a flat panel display having a non-transparent substrate and devices formed |
JP4008245B2 (ja) * | 2002-01-25 | 2007-11-14 | シャープ株式会社 | 表示装置用駆動装置 |
KR100455678B1 (ko) * | 2002-02-06 | 2004-11-06 | 마이크로스케일 주식회사 | 반도체 플립칩 패키지를 위한 솔더 범프 구조 및 그 제조방법 |
JP2005101527A (ja) | 2003-08-21 | 2005-04-14 | Seiko Epson Corp | 電子部品の実装構造、電気光学装置、電子機器及び電子部品の実装方法 |
KR100585104B1 (ko) | 2003-10-24 | 2006-05-30 | 삼성전자주식회사 | 초박형 플립칩 패키지의 제조방법 |
US6900541B1 (en) * | 2004-02-10 | 2005-05-31 | United Microelectronics Corp. | Semiconductor chip capable of implementing wire bonding over active circuits |
JP3880600B2 (ja) * | 2004-02-10 | 2007-02-14 | 松下電器産業株式会社 | 半導体装置およびその製造方法 |
JP4228948B2 (ja) * | 2004-03-16 | 2009-02-25 | 日本電気株式会社 | 表示装置 |
JP3873986B2 (ja) | 2004-04-16 | 2007-01-31 | セイコーエプソン株式会社 | 電子部品、実装構造体、電気光学装置および電子機器 |
US7452803B2 (en) * | 2004-08-12 | 2008-11-18 | Megica Corporation | Method for fabricating chip structure |
US7241636B2 (en) * | 2005-01-11 | 2007-07-10 | Freescale Semiconductor, Inc. | Method and apparatus for providing structural support for interconnect pad while allowing signal conductance |
US8319343B2 (en) * | 2005-09-21 | 2012-11-27 | Agere Systems Llc | Routing under bond pad for the replacement of an interconnect layer |
JP4708148B2 (ja) * | 2005-10-07 | 2011-06-22 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP2007214243A (ja) | 2006-02-08 | 2007-08-23 | Renesas Technology Corp | 半導体装置の製造方法 |
JP5123510B2 (ja) * | 2006-09-28 | 2013-01-23 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
US8072035B2 (en) * | 2007-06-11 | 2011-12-06 | Renesas Electronics Corporation | Semiconductor device and method of manufacturing the same |
-
2005
- 2005-10-07 JP JP2005294902A patent/JP4708148B2/ja active Active
-
2006
- 2006-09-29 CN CNB2006101418119A patent/CN100536119C/zh active Active
- 2006-09-29 CN CNA2008101685975A patent/CN101388351A/zh active Pending
- 2006-09-29 CN CN2009101597451A patent/CN101593742B/zh active Active
- 2006-10-04 KR KR1020060097621A patent/KR100933201B1/ko active IP Right Grant
- 2006-10-05 TW TW101142762A patent/TWI475604B/zh active
- 2006-10-05 TW TW105109509A patent/TWI578388B/zh active
- 2006-10-05 TW TW095137258A patent/TWI382461B/zh active
- 2006-10-05 TW TW104102471A patent/TWI538028B/zh active
- 2006-10-06 US US11/543,859 patent/US20070080416A1/en not_active Abandoned
-
2007
- 2007-12-09 US US11/953,068 patent/US7728442B2/en active Active
- 2007-12-09 US US11/953,055 patent/US7538430B2/en active Active
-
2008
- 2008-05-19 KR KR1020080046229A patent/KR100861153B1/ko active IP Right Grant
-
2010
- 2010-04-23 US US12/766,567 patent/US8183142B2/en active Active
-
2012
- 2012-02-14 US US13/396,456 patent/US8338968B2/en active Active
- 2012-11-20 US US13/682,672 patent/US8624403B2/en active Active
-
2013
- 2013-12-17 US US14/109,827 patent/US9159650B2/en active Active
-
2015
- 2015-08-26 US US14/836,342 patent/US9576924B2/en active Active
-
2016
- 2016-12-01 US US15/366,794 patent/US9929185B2/en active Active
-
2018
- 2018-02-19 US US15/898,975 patent/US10304867B2/en active Active
-
2019
- 2019-04-16 US US16/385,129 patent/US20190244978A1/en not_active Abandoned
-
2020
- 2020-04-07 US US16/842,315 patent/US10957719B2/en active Active
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102208409A (zh) * | 2010-03-30 | 2011-10-05 | 台湾积体电路制造股份有限公司 | 集成电路结构 |
CN102208409B (zh) * | 2010-03-30 | 2013-06-26 | 台湾积体电路制造股份有限公司 | 集成电路结构 |
Also Published As
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN100536119C (zh) | 半导体器件及其制造方法 | |
JP4094656B2 (ja) | 半導体装置 | |
US9196580B2 (en) | Semiconductor device and semiconductor package containing the same | |
JP4585564B2 (ja) | 半導体装置 | |
JP5259674B2 (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
WD01 | Invention patent application deemed withdrawn after publication |
Open date: 20090318 |