WO2023077535A1 - 像素充电方法及显示面板 - Google Patents
像素充电方法及显示面板 Download PDFInfo
- Publication number
- WO2023077535A1 WO2023077535A1 PCT/CN2021/129858 CN2021129858W WO2023077535A1 WO 2023077535 A1 WO2023077535 A1 WO 2023077535A1 CN 2021129858 W CN2021129858 W CN 2021129858W WO 2023077535 A1 WO2023077535 A1 WO 2023077535A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- data line
- polarity signal
- thin film
- film transistor
- transistor switch
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 61
- 239000010409 thin film Substances 0.000 claims description 98
- 238000010586 diagram Methods 0.000 description 11
- 238000012790 confirmation Methods 0.000 description 5
- 239000000758 substrate Substances 0.000 description 4
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3614—Control of polarity reversal in general
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3685—Details of drivers for data electrodes
- G09G3/3688—Details of drivers for data electrodes suitable for active matrices only
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1341—Filling or closing of cells
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3648—Control of matrices with row and column drivers using an active matrix
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
- G09G2300/0823—Several active elements per pixel in active matrix panels used to establish symmetry in driving, e.g. with polarity inversion
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0243—Details of the generation of driving signals
- G09G2310/0248—Precharge or discharge of column electrodes before or after applying exact column voltages
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0243—Details of the generation of driving signals
- G09G2310/0251—Precharge or discharge of pixel before applying new pixel voltage
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0243—Details of the generation of driving signals
- G09G2310/0254—Control of polarity reversal in general, other than for liquid crystal displays
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/08—Details of timing specific for flat panels, other than clock recovery
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0209—Crosstalk reduction, i.e. to reduce direct or indirect influences of signals directed to a certain pixel of the displayed image on other pixels of said image, inclusive of influences affecting pixels in different frames or fields or sub-images which constitute a same image, e.g. left and right images of a stereoscopic display
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2340/00—Aspects of display data processing
- G09G2340/16—Determination of a pixel data signal depending on the signal applied in the previous frame
Definitions
- the present application relates to the field of display technology, in particular to a pixel charging method and a display panel.
- FIG. 1 is a schematic diagram of pixel charging of a conventional display panel.
- the charging time of the conventional display panel is the same for positive polarity and negative polarity.
- the positive polarity signal P and the negative polarity signal N are transmitted to the data line at the same time. Due to the long falling edge time of the gate signal Gate, there is insufficient time for the positive polarity signal P to charge the pixel V+, and the negative polarity signal N may cause errors in charging the pixel V-. Charge. Based on this, there is a time difference between the output of the positive polarity signal and the negative polarity signal, which can improve charging.
- the power supply voltage will shift according to the polarity direction, and power supply disturbance will occur.
- the power supply interference will affect the common electrode voltage, resulting in poor crosstalk in the horizontal direction during display.
- This application provides a pixel charging method and a display panel to solve the problem that the power supply voltage will shift with the polarity direction when there is a time difference between the output of the positive polarity signal and the negative polarity signal while ensuring a high overall charging rate , and power supply interference occurs, the power supply interference will have an impact on the common electrode voltage, resulting in the technical problem of poor crosstalk in the horizontal direction during display.
- the present application provides a pixel charging method for a display panel, the display panel includes a pixel array, a first data line, and a second data line, and the first data line and the second data line are both Electrically connected to the pixel array, wherein the pixel charging method includes:
- a positive polarity signal is input to the first data line, and a negative polarity signal is input to the second data line after a first preset time interval;
- a negative polarity signal is input to the first data line, and a positive polarity signal is input to the second data line after a second preset time interval;
- the first preset duration is equal to the second preset duration; both the first preset duration and the second preset duration are between 0.5 microseconds and 1 microsecond.
- a positive polarity signal is input to the first data line
- a negative polarity signal is input to the second data line steps, including:
- the pixel charging method before the step of turning on the thin film transistor switch of the pixel in the current row, it also includes:
- the first preset duration is the duration of the time difference.
- the step of turning off the thin film transistor switch of the pixel in the current row includes:
- the thin film transistor switch corresponding to the first data line inputting the positive polarity signal is turned off after a first time delay
- the thin film transistor switch corresponding to the second data line inputting the negative polarity signal is turned off after a second time period, and the second time period is longer than the first time period.
- a signal of negative polarity is input to the first data line, and after a second preset time interval, a signal of positive polarity is input to the second data line steps, including:
- the pixel charging method before the step of turning on the thin film transistor switch of the pixel in the current row, it also includes:
- the second preset duration is the duration of the time difference.
- the step of turning off the thin film transistor switch of the pixel in the current row includes:
- the thin film transistor switch corresponding to the first data line inputting the negative polarity signal is turned off after a first time delay
- the thin film transistor switch corresponding to the second data line inputting the positive polarity signal is turned off after a second time delay, and the second time length is longer than the first time length
- the present application provides a pixel charging method, which is used in a display panel, and the display panel includes a pixel array, a first data line, and a second data line, and the first data line and the second data line Both are electrically connected to the pixel array, and the pixel charging method includes:
- a positive polarity signal is input to the first data line, and a negative polarity signal is input to the second data line after a first preset time interval;
- a negative polarity signal is input to the first data line, and a positive polarity signal is input to the second data line after a second preset time interval.
- the first preset duration is equal to the second preset duration.
- a positive polarity signal is input to the first data line
- a negative polarity signal is input to the second data line steps, including:
- the pixel charging method before the step of turning on the thin film transistor switch of the pixel in the current row, it also includes:
- the first preset duration is the duration of the time difference.
- the step of turning off the thin film transistor switch of the pixel in the current row includes:
- the thin film transistor switch corresponding to the first data line inputting the positive polarity signal is turned off after a first time delay
- the thin film transistor switch corresponding to the second data line inputting the negative polarity signal is turned off after a second time period, and the second time period is longer than the first time period.
- a signal of negative polarity is input to the first data line, and after a second preset time interval, a signal of positive polarity is input to the second data line steps, including:
- the pixel charging method before the step of turning on the thin film transistor switch of the pixel in the current row, it also includes:
- the second preset duration is the duration of the time difference.
- the step of turning off the thin film transistor switch of the pixel in the current row includes:
- the thin film transistor switch corresponding to the first data line inputting the negative polarity signal is turned off after a first time delay
- the thin film transistor switch corresponding to the second data line inputting the positive polarity signal is turned off after a second time period, and the second time period is longer than the first time period.
- both the first preset duration and the second preset duration are between 0.5 microseconds and 1 microsecond.
- the present application also provides a display panel, which includes:
- a first charging module the first charging module is used to input a positive polarity signal to the first data line in the first frame, and input a negative polarity signal to the second data line after a first preset time interval. Signal;
- a second charging module the second charging module is used to input a negative polarity signal to the first data line in the second frame, and input a positive polarity signal to the second data line after a second preset time interval. Signal.
- a positive polarity signal is input to a part of the data lines, and a negative polarity signal is input to other data lines after a first preset time interval to change the positive and negative polarities
- the phase of the signal (positive polarity first, negative polarity later); in the second frame, input negative polarity signals to some data lines, and then input positive polarity signals to other data lines after a second preset time interval to change
- the phase of the positive and negative polarity signals (the negative polarity is at the front, and the positive polarity is at the rear); that is, in the first frame, the power supply voltage will shift with the polarity direction, and the first power supply interference will occur; In the second frame, the power supply voltage will shift with the polarity direction, and the second power supply interference will occur; through the mutual cancellation of the two interferences, while ensuring a high overall charging rate, it can avoid the occurrence of horizontal Poor directional crosstalk.
- FIG. 1 is a schematic diagram of pixel charging of an existing display panel
- FIG. 2 is a schematic flowchart of a pixel charging method according to an embodiment of the present application
- FIG. 3 is a schematic diagram of a first specific flow chart of a pixel charging method according to an embodiment of the present application
- FIG. 4 is a schematic diagram of the first charging of the display panel according to the embodiment of the present application.
- FIG. 5 is a schematic diagram of a second specific flow chart of a pixel charging method according to an embodiment of the present application.
- FIG. 6 is a second schematic diagram of charging the display panel of the embodiment of the present application.
- FIG. 7 is a schematic structural diagram of a display panel according to an embodiment of the present application.
- FIG. 2 is a schematic flowchart of a pixel charging method according to an embodiment of the present application.
- An embodiment of the present application provides a pixel charging method for a display panel, where the display panel is a liquid crystal display panel.
- the display panel includes a pixel array and data lines electrically connected to the pixel array.
- the data lines include first data lines and second data lines. Both the first data line and the second data line are electrically connected to the pixel array.
- the pixel charging method of the embodiment of the present application includes:
- Step S1 In the first frame, input a positive polarity signal to the first data line, and after a first preset time interval, input a negative polarity signal to the second data line;
- Step S2 In the second frame, input a negative polarity signal to the first data line, and input a positive polarity signal to the second data line after a second preset time interval.
- a positive polarity signal is input to a part of the data lines, and a negative polarity signal is input to other data lines after a first preset time interval to change the positive and negative polarity signals.
- Phase positive polarity first, negative polarity later
- in the second frame input negative polarity signals to some data lines, and then input positive polarity signals to other data lines after a second preset time interval to change the positive and negative
- the phase of the polarity signal (the negative polarity is at the front and the positive polarity is at the rear); that is, in the first frame, the power supply voltage will shift with the polarity direction, and the first power supply interference will occur; in the second frame In the frame picture, the power supply voltage will shift with the polarity direction, and the second power supply interference will occur; through the mutual cancellation of the two interferences, while ensuring a high overall charging rate, horizontal crosstalk can be avoided during display bad.
- FIG. 3 is a schematic diagram of a first specific flow chart of a pixel charging method according to an embodiment of the present application.
- input a positive polarity signal to the first data line and after a first preset time interval, the steps of inputting a negative polarity signal to the second data line include:
- Step S11 Turn on the TFT switches of the pixels in the current row
- Step S12 Inputting a positive polarity signal to the first data line
- Step S13 inputting a negative polarity signal to the second data line at intervals of a first preset duration
- Step S14 Turn off the TFT switches of the pixels in the current row.
- the display panel may include a display substrate and multiple rows of scanning lines, multiple columns of data lines, and multiple rows and columns of pixels disposed on the display substrate.
- each pixel is electrically connected to a row of scan lines and a column of data lines, so that when a certain row of scan lines inputs a gate signal to turn on the thin film transistor switch and a certain column of data lines writes a voltage signal, the voltage signal can be charged into In the pixels connected to the scan line of the row and the data line of the column.
- the gate of the thin film transistor of each pixel is electrically connected to a scan line
- the source or drain of the thin film transistor of each pixel is electrically connected to a data line.
- a positive polarity signal may be input to the first data line according to the confirmation result of the polarity of the voltage signal to be input by the first data line and the second data line respectively.
- the confirmation result it is necessary to input a positive polarity signal to the first data line in the i-th picture frame, then when the thin film transistor switch of the current row is turned on, just input a positive polarity signal to the first data line, i is a positive integer.
- step S13 based on the example in step S12, according to the above-mentioned confirmation result: input negative polarity signal to the second data line, then input negative polarity signal to the second data line after a first preset time interval. signal.
- the first preset duration may be between 0.5 microseconds (inclusive) and 1 microsecond (inclusive).
- the first preset duration may also be 0.6 microseconds, 0.7 microseconds, 0.8 microseconds or 0.9 microseconds.
- FIG. 4 is a schematic diagram of a first charging of a display panel according to an embodiment of the present application.
- the switch of the thin film transistor switch is controlled by the gate signal, and the positive polarity signal is input into the corresponding data line by a preset period of time earlier than the negative polarity signal to change the positive polarity signal P and the negative polarity signal
- the phase of N (the positive polarity is at the front and the negative polarity is at the back), thereby increasing the charging time of the positive polarity signal P, increasing the charging rate, reducing the charging time of the negative polarity signal N, avoiding wrong charging, and thus improving the charging of the entire display panel Rate.
- step S14 the step of turning off the thin film transistor switch of the pixel in the current row includes: suspending or stopping sending the gate signal to the pixel in the current row; The duration is turned off; the thin film transistor switch corresponding to the second data line inputting the negative polarity signal is turned off after a delay of the second duration.
- the second duration is greater than the first duration.
- the sending of the gate signal to the pixels in the current row is suspended or stopped, that is, the gate signal of the scanning line in the current row is turned off. Since the falling edge of the gate signal takes a long time, and the voltage of the positive signal is high, and the voltage of the negative signal is low, so even with the same gate signal, the thin film transistor switch corresponding to the positive signal will be shorter than that of the thin film transistor corresponding to the negative signal. The transistor switch turns off early.
- the step of turning on the thin film transistor switch of the pixel in the current row also includes: acquiring the thin film transistor switch corresponding to the first data line inputting the positive polarity signal and the thin film transistor switch corresponding to the second data line inputting the negative polarity signal
- the time difference of the closing time; the first preset duration is the duration of the time difference.
- the pixel includes a TFT switch and a pixel electrode electrically connected to the TFT switch.
- the thin film transistor switch is a P-type transistor switch or an N-type transistor switch.
- the thin film transistor switch corresponding to the positive polarity signal is turned off earlier than the thin film transistor switch corresponding to the negative polarity signal, there is a time difference between the two, and the embodiment of the present application is to obtain the duration of the time difference.
- the time difference may be an average value or a median of time differences obtained by turning off the thin-film transistor switch for multiple times in the current row, or other values.
- the duration of the time difference is between 0.5 microseconds (inclusive) and 1 microsecond (inclusive).
- the duration of the time difference may be 0.6 microseconds, 0.7 microseconds, 0.8 microseconds or 0.9 microseconds.
- FIG. 5 is a second specific flowchart of the pixel charging method according to the embodiment of the present application.
- the step of inputting a negative polarity signal to the first data line, and after a second preset period of time, inputting a positive polarity signal to the second data line includes:
- Step S21 Turn on the TFT switches of the pixels in the current row
- Step S22 inputting a negative polarity signal to the first data line
- Step S23 inputting a positive polarity signal to the second data line at intervals of a second preset duration
- Step S24 Turn off the TFT switches of the pixels in the current row.
- the display panel may include a display substrate and multiple rows of scanning lines, multiple columns of data lines, and multiple rows and columns of pixels disposed on the display substrate.
- each pixel is electrically connected to a row of scan lines and a column of data lines, so that when a certain row of scan lines inputs a gate signal to turn on the thin film transistor switch and a certain column of data lines writes a voltage signal, the voltage signal can be charged into In the pixels connected to the scan line of the row and the data line of the column.
- the gate of the thin film transistor of each pixel is electrically connected to a scan line
- the source or drain of the thin film transistor of each pixel is electrically connected to a data line.
- a signal of negative polarity may be input to the first data line according to the result of confirming the polarity of the voltage signal to be input by the first data line and the second data line respectively. For example, according to the confirmation result, it is necessary to input a negative polarity signal to the first data line in the i-th picture frame, then when the thin film transistor switch of the current row is turned on, just input a negative polarity signal to the first data line, i is a positive integer.
- step S23 based on the example in step S12, according to the above-mentioned confirmation result: input a negative polarity signal to the second data line, then input a positive polarity signal to the second data line after an interval of a second preset time length. signal.
- the second preset duration may be between 0.5 microseconds (inclusive) and 1 microsecond (inclusive).
- the second preset duration may also be 0.6 microseconds, 0.7 microseconds, 0.8 microseconds or 0.9 microseconds.
- FIG. 6 is a schematic diagram of the second charging of the display panel according to the embodiment of the present application.
- the switch of the thin film transistor switch is controlled by the gate signal, and the negative polarity signal is used to input the corresponding data line for a second preset time earlier than the positive polarity signal to change the positive polarity signal P and the negative polarity signal.
- the phase of N (the negative polarity is at the front and the positive polarity is at the back), thereby increasing the charging time of the negative polarity signal N, increasing the charging rate, reducing the charging time of the positive polarity signal N, avoiding wrong charging, and thus improving the charging of the entire display panel Rate.
- step S24 the step of turning off the thin film transistor switch of the pixel in the current row includes: suspending or stopping sending the gate signal to the pixel in the current row; The duration is turned off; the thin film transistor switch corresponding to the second data line inputting the positive polarity signal is turned off after a second duration delay.
- the second duration is greater than the first duration.
- the sending of the gate signal to the pixels in the current row is suspended or stopped, that is, the gate signal of the scanning line in the current row is turned off. Since the falling edge of the gate signal takes a long time, and the voltage of the positive signal is high, and the voltage of the negative signal is low, so even with the same gate signal, the thin film transistor switch corresponding to the positive signal will be shorter than that of the thin film transistor corresponding to the negative signal. The transistor switch turns off early.
- the step of turning on the thin film transistor switch of the current row of pixels also includes: obtaining the thin film transistor switch corresponding to the first data line inputting the negative polarity signal and the thin film transistor switch corresponding to the second data line inputting the positive polarity signal
- the time difference of the closing time; the second preset duration is the duration of the time difference.
- the pixel includes a TFT switch and a pixel electrode electrically connected to the TFT switch.
- the thin film transistor switch is a P-type transistor switch or an N-type transistor switch.
- the thin film transistor switch corresponding to the positive polarity signal is turned off earlier than the thin film transistor switch corresponding to the negative polarity signal, there is a time difference between the two, and the embodiment of the present application is to obtain the duration of the time difference.
- the time difference may be an average value or a median of time differences obtained by turning off the thin-film transistor switch for multiple times in the current row, or other values.
- the duration of the time difference is between 0.5 microseconds (inclusive) and 1 microsecond (inclusive).
- the duration of the time difference may be 0.6 microseconds, 0.7 microseconds, 0.8 microseconds or 0.9 microseconds.
- the first preset duration is equal to the second preset duration. That is to say, in the pixel charging method of the present application, in the first frame of the picture, a positive polarity signal is input to a part of the data lines, and a negative polarity signal is input to other data lines after a first preset time interval to change the positive and negative polarity signals phase (positive polarity is at the front and negative polarity is at the back); in the second frame, input negative polarity signals to some data lines, and then input positive polarity signals to other data lines after a second preset time interval to change the positive polarity.
- the phase of the negative polarity signal (the negative polarity is at the front, and the positive polarity is at the rear); that is, in the first frame, the power supply voltage will shift with the polarity direction, and the first power supply interference will occur; In the second frame, the power supply voltage will shift with the polarity direction, and the second power supply interference will occur; through the mutual cancellation of the two interferences, while ensuring a high overall charging rate, it can avoid the horizontal direction when displaying Bad crosstalk.
- FIG. 7 is a schematic structural diagram of a display panel according to an embodiment of the present application.
- the embodiment of the application also relates to a display panel 1000 , which includes a first charging module 1001 and a second charging module 1002 .
- the first charging module 1001 is used for inputting a positive polarity signal to the first data line in the first frame, and inputting a negative polarity signal to the second data line after a first preset time interval.
- the second charging module 1002 is used for inputting a negative polarity signal to the first data line in the second frame, and inputting a positive polarity signal to the second data line after a second preset time interval.
- the display panel in the embodiment of the present application adopts the pixel charging method described above, for details, reference may be made to the above description, which will not be repeated here.
- a positive polarity signal is input to a part of the data lines in the first frame, and a negative polarity signal is input to other data lines after a first preset time interval to change the phase of the positive and negative polarity signals (positive polarity In the second frame, input negative polarity signals to some data lines, and then input positive polarity signals to other data lines after a second preset time interval to change the positive and negative polarity signals
- the phase of the phase negative polarity in front, positive polarity in the rear
- the power supply voltage will shift with the direction of the polarity, and the first power supply interference occurs
- the power supply voltage will shift with the polarity direction, and the second power supply interference will occur; through the mutual cancellation of the two interferences, while ensuring a high overall charging rate, it can avoid poor crosstalk in the horizontal direction during display.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Nonlinear Science (AREA)
- Mathematical Physics (AREA)
- Optics & Photonics (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal Display Device Control (AREA)
Abstract
Description
Claims (17)
- 一种像素充电方法,用于显示面板,所述显示面板包括像素阵列、第一数据线以及第二数据线,所述第一数据线以及所述第二数据线均与所述像素阵列电连接,其中,所述像素充电方法包括:在第一帧画面中,向所述第一数据线输入正极性信号,间隔第一预设时长后,向所述第二数据线输入负极性信号;以及在第二帧画面中,向所述第一数据线输入负极性信号,间隔第二预设时长后,向所述第二数据线输入正极性信号;所述第一预设时长等于所述第二预设时长;所述第一预设时长与所述第二预设时长均介于0.5微秒至1微秒之间。
- 根据权利要求1所述的像素充电方法,其中,所述在第一帧画面中,向所述第一数据线输入正极性信号,间隔第一预设时长后,向所述第二数据线输入负极性信号的步骤,包括:打开当前行像素的薄膜晶体管开关;向所述第一数据线输入正极性信号;间隔第一预设时长,向所述第二数据线输入负极性信号;关闭所述当前行像素的薄膜晶体管开关。
- 根据权利要求2所述的像素充电方法,其中,所述打开当前行像素的薄膜晶体管开关的步骤之前,还包括:获取输入正极性信号的所述第一数据线对应的薄膜晶体管开关关闭时间与输入负极性信号的所述第二数据线对应的薄膜晶体管开关关闭时间的时间差;其中,所述第一预设时长为所述时间差的时长。
- 根据权利要求2所述的像素充电方法,其中,所述关闭当前行像素的薄膜晶体管开关的步骤,包括:暂停或停止向所述当前行像素发送栅极信号;输入正极性信号的所述第一数据线对应的薄膜晶体管开关延时第一时长关闭;输入负极性信号的所述第二数据线对应的薄膜晶体管开关延时第二时长关闭,所述第二时长大于所述第一时长。
- 根据权利要求1所述的像素充电方法,其中,所述在第二帧画面中,向所述第一数据线输入负极性信号,间隔第二预设时长后,向所述第二数据线输入正极性信号的步骤,包括:打开当前行像素的薄膜晶体管开关;向所述第一数据线输入负极性信号;间隔第二预设时长,向所述第二数据线输入正极性信号;关闭所述当前行像素的薄膜晶体管开关。
- 根据权利要求5所述的像素充电方法,其中,所述打开当前行像素的薄膜晶体管开关的步骤之前,还包括:获取输入负极性信号的所述第一数据线对应的薄膜晶体管开关关闭时间与输入正极性信号的所述第二数据线对应的薄膜晶体管开关关闭时间的时间差;其中,所述第二预设时长为所述时间差的时长。
- 根据权利要求5所述的像素充电方法,其中,所述关闭当前行像素的薄膜晶体管开关的步骤,包括:暂停或停止向所述当前行像素发送栅极信号;输入负极性信号的所述第一数据线对应的薄膜晶体管开关延时第一时长关闭;输入正极性信号的所述第二数据线对应的薄膜晶体管开关延时第二时长关闭,所述第二时长大于所述第一时长。
- 一种像素充电方法,用于显示面板,所述显示面板包括像素阵列、第一数据线以及第二数据线,所述第一数据线以及所述第二数据线均与所述像素阵列电连接,其中,所述像素充电方法包括:在第一帧画面中,向所述第一数据线输入正极性信号,间隔第一预设时长后,向所述第二数据线输入负极性信号;以及在第二帧画面中,向所述第一数据线输入负极性信号,间隔第二预设时长后,向所述第二数据线输入正极性信号。
- 根据权利要求8所述的像素充电方法,其中,所述第一预设时长等于所述第二预设时长。
- 根据权利要求8所述的像素充电方法,其中,所述在第一帧画面中,向所述第一数据线输入正极性信号,间隔第一预设时长后,向所述第二数据线输入负极性信号的步骤,包括:打开当前行像素的薄膜晶体管开关;向所述第一数据线输入正极性信号;间隔第一预设时长,向所述第二数据线输入负极性信号;关闭所述当前行像素的薄膜晶体管开关。
- 根据权利要求10所述的像素充电方法,其中,所述打开当前行像素的薄膜晶体管开关的步骤之前,还包括:获取输入正极性信号的所述第一数据线对应的薄膜晶体管开关关闭时间与输入负极性信号的所述第二数据线对应的薄膜晶体管开关关闭时间的时间差;其中,所述第一预设时长为所述时间差的时长。
- 根据权利要求10所述的像素充电方法,其中,所述关闭当前行像素的薄膜晶体管开关的步骤,包括:暂停或停止向所述当前行像素发送栅极信号;输入正极性信号的所述第一数据线对应的薄膜晶体管开关延时第一时长关闭;输入负极性信号的所述第二数据线对应的薄膜晶体管开关延时第二时长关闭,所述第二时长大于所述第一时长。
- 根据权利要求8所述的像素充电方法,其中,所述在第二帧画面中,向所述第一数据线输入负极性信号,间隔第二预设时长后,向所述第二数据线输入正极性信号的步骤,包括:打开当前行像素的薄膜晶体管开关;向所述第一数据线输入负极性信号;间隔第二预设时长,向所述第二数据线输入正极性信号;关闭所述当前行像素的薄膜晶体管开关。
- 根据权利要求13所述的像素充电方法,其中,所述打开当前行像素的薄膜晶体管开关的步骤之前,还包括:获取输入负极性信号的所述第一数据线对应的薄膜晶体管开关关闭时间与输入正极性信号的所述第二数据线对应的薄膜晶体管开关关闭时间的时间差;其中,所述第二预设时长为所述时间差的时长。
- 根据权利要求13所述的像素充电方法,其中,所述关闭当前行像素的薄膜晶体管开关的步骤,包括:暂停或停止向所述当前行像素发送栅极信号;输入负极性信号的所述第一数据线对应的薄膜晶体管开关延时第一时长关闭;输入正极性信号的所述第二数据线对应的薄膜晶体管开关延时第二时长关闭,所述第二时长大于所述第一时长。
- 根据权利要求8所述的像素充电方法,其中,所述第一预设时长与所述第二预设时长均介于0.5微秒至1微秒之间。
- 一种显示面板,其包括:第一充电模块,所述第一充电模块用于在第一帧画面中,向所述第一数据线输入正极性信号,间隔第一预设时长后,向所述第二数据线输入负极性信号;第二充电模块,所述第二充电模块用于在第二帧画面中,向所述第一数据线输入负极性信号,间隔第二预设时长后,向所述第二数据线输入正极性信号。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020227001228A KR20230066260A (ko) | 2021-11-02 | 2021-11-10 | 픽셀 충전 방법 및 디스플레이 패널 |
JP2021568782A JP2023551609A (ja) | 2021-11-02 | 2021-11-10 | 画素充電方法及び表示パネル |
US17/614,734 US20240029680A1 (en) | 2021-11-02 | 2021-11-10 | Pixel charging method and display panel |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202111290435.0A CN113990237A (zh) | 2021-11-02 | 2021-11-02 | 像素充电方法及显示面板 |
CN202111290435.0 | 2021-11-02 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2023077535A1 true WO2023077535A1 (zh) | 2023-05-11 |
Family
ID=79745875
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2021/129858 WO2023077535A1 (zh) | 2021-11-02 | 2021-11-10 | 像素充电方法及显示面板 |
Country Status (5)
Country | Link |
---|---|
US (1) | US20240029680A1 (zh) |
JP (1) | JP2023551609A (zh) |
KR (1) | KR20230066260A (zh) |
CN (1) | CN113990237A (zh) |
WO (1) | WO2023077535A1 (zh) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN117157698A (zh) * | 2022-03-08 | 2023-12-01 | 京东方科技集团股份有限公司 | 显示面板的驱动方法及显示装置 |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105047170A (zh) * | 2015-09-09 | 2015-11-11 | 深圳市华星光电技术有限公司 | 驱动装置及液晶显示装置 |
US20160093258A1 (en) * | 2014-09-29 | 2016-03-31 | Samsung Display Co., Ltd. | Data driver and display apparatus including the same |
CN107507594A (zh) * | 2017-09-21 | 2017-12-22 | 深圳市华星光电技术有限公司 | 液晶面板的驱动方法及装置 |
CN109192168A (zh) * | 2018-10-17 | 2019-01-11 | 维沃移动通信有限公司 | 一种像素充电方法及电子设备 |
CN111276109A (zh) * | 2020-03-27 | 2020-06-12 | Tcl华星光电技术有限公司 | 像素充电方法及显示面板 |
CN111489717A (zh) * | 2020-05-12 | 2020-08-04 | Tcl华星光电技术有限公司 | 液晶显示面板及液晶显示面板的充电控制方法 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100751172B1 (ko) * | 2000-12-29 | 2007-08-22 | 엘지.필립스 엘시디 주식회사 | 2-도트 인버젼 방식 액정 패널 구동 방법 및 그 장치 |
US11189241B2 (en) * | 2020-03-27 | 2021-11-30 | Tcl China Star Optoelectronics Technology Co., Ltd | Method for charging pixels and display panel |
-
2021
- 2021-11-02 CN CN202111290435.0A patent/CN113990237A/zh active Pending
- 2021-11-10 US US17/614,734 patent/US20240029680A1/en active Pending
- 2021-11-10 JP JP2021568782A patent/JP2023551609A/ja active Pending
- 2021-11-10 WO PCT/CN2021/129858 patent/WO2023077535A1/zh active Application Filing
- 2021-11-10 KR KR1020227001228A patent/KR20230066260A/ko not_active Application Discontinuation
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160093258A1 (en) * | 2014-09-29 | 2016-03-31 | Samsung Display Co., Ltd. | Data driver and display apparatus including the same |
CN105047170A (zh) * | 2015-09-09 | 2015-11-11 | 深圳市华星光电技术有限公司 | 驱动装置及液晶显示装置 |
CN107507594A (zh) * | 2017-09-21 | 2017-12-22 | 深圳市华星光电技术有限公司 | 液晶面板的驱动方法及装置 |
CN109192168A (zh) * | 2018-10-17 | 2019-01-11 | 维沃移动通信有限公司 | 一种像素充电方法及电子设备 |
CN111276109A (zh) * | 2020-03-27 | 2020-06-12 | Tcl华星光电技术有限公司 | 像素充电方法及显示面板 |
CN111489717A (zh) * | 2020-05-12 | 2020-08-04 | Tcl华星光电技术有限公司 | 液晶显示面板及液晶显示面板的充电控制方法 |
Also Published As
Publication number | Publication date |
---|---|
JP2023551609A (ja) | 2023-12-11 |
KR20230066260A (ko) | 2023-05-15 |
CN113990237A (zh) | 2022-01-28 |
US20240029680A1 (en) | 2024-01-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2017161678A1 (zh) | 一种移位寄存器及其驱动方法、相应的栅极驱动电路和显示装置 | |
US10032424B2 (en) | Gate driving circuit and driving method | |
WO2020113767A1 (zh) | Goa电路及显示面板 | |
US20060145991A1 (en) | Liquid crystal display device | |
WO2019090908A1 (zh) | 一种液晶显示面板和栅极驱动电路 | |
WO2016155052A1 (zh) | Cmos栅极驱动电路 | |
WO2018072303A1 (zh) | Goa驱动电路及液晶显示装置 | |
CN112005295B (zh) | 显示器件的驱动方法及显示器件 | |
WO2015067064A1 (zh) | 阵列基板及其驱动方法、显示装置 | |
WO2021128616A1 (zh) | 显示面板 | |
WO2020124822A1 (zh) | Goa 电路及显示面板 | |
WO2017031944A1 (zh) | 像素单元驱动电路、驱动方法和显示装置 | |
WO2013078725A1 (zh) | 液晶显示装置及其驱动电路、驱动方法和液晶面板模组 | |
WO2020168664A1 (zh) | 液晶显示面板及其驱动方法 | |
WO2020215435A1 (zh) | Goa电路及显示面板 | |
JPH07118795B2 (ja) | 液晶ディスプレイ装置の駆動方法 | |
WO2023024169A1 (zh) | 显示面板、显示面板的驱动方法及电子装置 | |
WO2022007093A1 (zh) | 液晶显示器及其漏电补偿方法 | |
WO2023077535A1 (zh) | 像素充电方法及显示面板 | |
KR20140109019A (ko) | 게이트 구동 모듈, 이를 포함하는 표시 장치 및 이를 이용한 표시 패널의 구동 방법 | |
CN108615509B (zh) | 显示装置及其驱动方法 | |
CN111816110B (zh) | 显示面板的驱动方法 | |
WO2019206181A1 (zh) | 阵列基板及其驱动方法、显示装置 | |
WO2020151115A1 (zh) | 一种像素驱动电路及其驱动方法 | |
US11189241B2 (en) | Method for charging pixels and display panel |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 2021568782 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 17614734 Country of ref document: US |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 21814664 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2021814664 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 2021814664 Country of ref document: EP Effective date: 20240603 |