WO2018201520A1 - 移位暂存电路及其波形产生方法与其应用的显示面板 - Google Patents
移位暂存电路及其波形产生方法与其应用的显示面板 Download PDFInfo
- Publication number
- WO2018201520A1 WO2018201520A1 PCT/CN2017/084675 CN2017084675W WO2018201520A1 WO 2018201520 A1 WO2018201520 A1 WO 2018201520A1 CN 2017084675 W CN2017084675 W CN 2017084675W WO 2018201520 A1 WO2018201520 A1 WO 2018201520A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- switch
- electrically coupled
- shift register
- circuit
- pulse signal
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3648—Control of matrices with row and column drivers using an active matrix
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3674—Details of drivers for scan electrodes
- G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
- G11C19/28—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0286—Details of a shift registers arranged for use in a driving circuit
Definitions
- the present application relates to a circuit structure in a display, and more particularly to a display panel for a shift register circuit and a waveform generating method thereof and an application thereof.
- planar liquid crystal display driving circuit is mainly composed of an external IC connected to the panel, but this method cannot reduce the cost of the product and can not make the panel thinner.
- a liquid crystal display device usually has a gate driving circuit, a source driving circuit, and a pixel array.
- the pixel array has a plurality of pixel circuits, each pixel circuit is turned on and off according to a scan signal provided by the gate driving circuit, and displays a data picture according to the data signal provided by the source driving circuit.
- the gate driving circuit usually has a multi-stage shift register, and outputs the scanning signal to the pixel array by means of the first-stage shift register being transferred to the next-stage shift register.
- the pixel circuit is sequentially turned on to enable the pixel circuit to receive the data signal.
- the gate driving circuit is directly fabricated on the array substrate instead of the driving chip fabricated by the external connection IC.
- This is called Gate On Array (GOA) technology.
- Applications can be used directly around the panel, reducing production processes, reducing product costs and making the panel thinner.
- the potential pull-down of the current Gate Array Drive (GOA) technology is controlled by two sets of signals, with a duty cycle of 50%. Under such conditions, the transistor responsible for the pull-down potential will be in a positive voltage state for a long time and cannot be fully rested, which will cause the reliability of these transistors to rapidly drop and generate a risk of leakage, thereby directly causing a drop in display quality or even a display device. damage. Therefore, how to improve the lack of the above-mentioned gate array driving circuit substrate technology, and thus propose a gate array shift register which is low in manufacturing cost and easy to process.
- an object of the present invention is to provide a display panel for shifting a temporary storage circuit and a waveform generating method thereof, and a display panel thereof, which solves the problem of leakage of a gate array driving circuit substrate and improves product reliability and Service life.
- a shift register circuit includes a multi-stage shift register, each shift register includes: a first switch, a control end of the first switch is electrically coupled to a first node, A first end of the first switch is electrically coupled to a frequency signal, a second end of the first switch is electrically coupled to an output pulse signal, and a second switch is controlled by the second switch.
- the first end of the second switch is electrically coupled to the input pulse signal, and the second end of the second switch is electrically coupled to the first node; a third switch, a control end of the third switch is electrically coupled to a second node, and a first end of the third switch is electrically coupled to the a pulse signal, a second end of the third switch is electrically coupled to a low preset potential; a fourth switch, a control end of the fourth switch is electrically coupled to the second node, a first end of the fourth switch is electrically coupled to the first node, a second end of the fourth switch is electrically coupled to the low preset potential, and a compensation circuit includes: a fifth switch The first end of the fifth switch is electrically coupled to the output pulse signal, and the first end of the fifth switch is electrically coupled to the output pulse signal, and a second end of the fifth switch is electrically coupled to the output pulse signal.
- the low preset potential is electrically coupled.
- Another object of the present application is a waveform generating method for a shift register circuit for a multi-stage shift register, wherein the shift register includes a first switch, a second switch, a third switch, and a first a four-switch, a compensation circuit, a sub-drain circuit and a sub-drain circuit controller, the first switch is configured to generate an output signal of the shift register, and provide the output signal to the next stage shift register, the waveform
- the method includes: turning on the first switch, and pulling up a potential of an output end of the shift register by using a frequency signal; and reducing a control end of the fourth switch by adding a compensation circuit a potential difference at one end; and a potential of the output terminal of the shift register via the second switch and the sub-pull-down circuit through the input pulse signal.
- a further object of the present application is a liquid crystal display panel, comprising: a first substrate; a second substrate disposed opposite to the first substrate; a liquid crystal layer disposed between the first substrate and the second substrate; And further comprising the shift temporary storage circuit disposed on the first substrate or the second substrate. And further comprising a first polarizer disposed on an outer surface of the first substrate; and a second polarizer disposed on an outer surface of the second substrate, wherein the first polarizer and the second The polarization directions of the polarizers are parallel to each other.
- the first substrate is a switch array substrate
- the second substrate is a color filter substrate.
- a sub-pull-down circuit is further coupled to the first node, the output pulse signal, and the low preset potential in the shift register.
- a sub-pull-down circuit controller is further coupled to the low preset potential of the shift register and the sub-pull-down circuit.
- the compensation circuit is configured to reduce a potential difference between the control end and the first end of the fourth switch.
- the waveform generating method the step of reducing a potential difference between a control end and a first end of the fourth switch by adding a compensation circuit includes: shifting at the a fifth switch is added to the register, a control end of the fifth switch is electrically coupled to an output pulse signal, and a first end of the fifth switch is electrically coupled to the output pulse signal, the fifth switch A second end is electrically coupled to a low preset potential.
- the waveform generating method further includes a sub-pull-down circuit electrically coupled to the first node in the shift register, the output pulse signal, and the low pre- Set the potential.
- the waveform generating method further includes a sub-pull-down circuit controller electrically coupled to the low preset potential of the shift register and the sub-pull-down circuit.
- the waveform generating method is configured to reduce a potential difference between a control end and a first end of the fourth switch.
- the application solves the problem of leakage of the grid array driving circuit substrate and improves the reliability and service life of the product.
- Figure 1a is a schematic diagram of an exemplary liquid crystal display.
- FIG. 1b is a schematic diagram of a liquid crystal display according to an embodiment of the present application.
- FIG. 1c is a schematic diagram of a boost point waveform in an exemplary gate drive circuit substrate.
- 2a is a schematic diagram of an exemplary shift register circuit.
- Figure 2b is a schematic diagram of waveforms due to leakage in an exemplary shift register circuit.
- Figure 2c is a schematic illustration of the potential difference due to leakage in an exemplary shift register circuit.
- 2d is a schematic diagram of a transistor in an exemplary shift register circuit.
- FIG. 3a is a schematic diagram of a shift temporary storage circuit according to an embodiment of the present application.
- FIG. 3b is a schematic diagram of a compensation circuit in a shift temporary storage circuit according to an embodiment of the present application.
- FIG. 3c is a schematic diagram of potential differences generated in a shift register circuit having a compensation circuit according to an embodiment of the present application.
- FIG. 3d is a schematic diagram of a transistor in a shift register circuit according to an embodiment of the present application.
- FIG. 4 is a schematic view of a liquid crystal display panel according to another embodiment of the present application.
- the word “comprising” is to be understood to include the component, but does not exclude any other component.
- “on” means located above or below the target component, and does not mean that it must be on the top based on the direction of gravity.
- the liquid crystal panel of the present application may include a thin film transistor (TFT) substrate, a color filter (CF) substrate, and a liquid crystal layer formed between the two substrates.
- TFT thin film transistor
- CF color filter
- the liquid crystal panel of the present application may be a curved display panel.
- the active array (TFT) and the color filter layer (CF) of the present application may be formed on the same substrate.
- FIG. 1a is a schematic diagram of an exemplary liquid crystal display.
- a liquid crystal display 10 includes a color filter substrate 100, an active array substrate 110, and a driving chip 103 for driving the circuit.
- FIG. 1b is a schematic diagram of a liquid crystal display according to an embodiment of the present application.
- a liquid crystal display 11 having a gate array driving includes a color filter substrate 100, an active array substrate 110, and a gate array driver 105.
- a gate driving circuit is formed on the array substrate 110.
- FIG. 1c is a schematic diagram of a boost point waveform in an exemplary gate drive circuit substrate.
- a waveform 120 of a lifting point in a gate driving circuit substrate wherein the waveform 120 has a high voltage level 125.
- a shift register circuit includes a multi-stage shift register.
- Each shift register 200 includes a first switch T10, and a control terminal 101a of the first switch T10 is electrically coupled to the first switch T10.
- a first node P1(n) a first end 101b of the first switch T10 is electrically coupled to a frequency signal CK, and a second end 101c of the first switch T10 is electrically coupled to an output pulse signal Gn.
- a second switch T20 a control terminal 201a of the second switch T20 is electrically coupled to an input pulse signal ST, and a first end 201b of the second switch T20 is electrically coupled to the input pulse signal ST a second end 201c of the second switch T20 is electrically coupled to the first node P1(n); a third switch T30, and a control end 301a of the third switch T30 is electrically coupled to the first end a second node P2(n), a first end 301b of the third switch T30 is electrically coupled to the output pulse signal Gn, and a second end 301c of the third switch T30 is electrically coupled to a low preset.
- a control terminal 401a of the fourth switch T40 is electrically coupled to the second node P2(n), and a first one of the fourth switch T40 401b is electrically coupled to the first node P1 (n), a second end 401c of the fourth switch T40 is electrically coupled to the predetermined low potential Vss.
- a sub-pull circuit 220 is further coupled to the first node P1(n), the output pulse signal Gn, and the low preset potential in the shift register 200. Vss.
- a sub-pull circuit controller 210 is further coupled to the low preset potential Vss of the shift register 200 and the sub-pull circuit 220.
- FIG. 2b is a schematic diagram of waveforms generated by leakage in an exemplary shift register circuit
- FIG. 2c is an exemplary shift temporary storage
- FIG. 2d is a schematic diagram of the transistor in the exemplary shift register circuit. Referring to FIG. 2b, a waveform 250 generated by a leakage of a lift point in a gate drive circuit substrate, wherein the waveform 250 has a chamfered waveform 255.
- control terminal 401a of the fourth switch T40 has a potential waveform 270 and a potential waveform 260 of the first end 401b.
- the transistor 280 in the fourth switch T40 has a current flow direction as shown in FIG. 2d.
- a shift register circuit includes a multi-stage shift register.
- Each shift register 300 includes: a first switch T10, and a control terminal 101a of the first switch T10 is electrically connected. The first end of the first switch T10 is electrically coupled to a frequency signal CK, and the second end 101c of the first switch T10 is electrically coupled to an output.
- a control terminal 201a of the second switch T20 is electrically coupled to an input pulse signal ST, and a first end 201b of the second switch T20 is electrically coupled to the input a pulse signal ST, a second end 201c of the second switch T20 is electrically coupled to the first node P1(n); a third switch T30, a control terminal 301a of the third switch T30 is electrically coupled Connected to a second node P2(n), a first end 301b of the third switch T30 is electrically coupled to the output pulse signal Gn, and a second end 301c of the third switch T30 is electrically coupled to the second node 301c.
- a compensation circuit 500 includes: a fifth switch T50, a control terminal 501a of the fifth switch T50 is electrically coupled to the output pulse signal Gn, and a first end 501b of the fifth switch T50 is electrically coupled to the output pulse signal Gn.
- a second end 501c of the fifth switch T50 is electrically coupled to the low preset potential Vss.
- a sub-pull circuit 220 is further coupled to the first node P1(n), the output pulse signal Gn, and the low preset potential in the shift register 300. Vss.
- a sub-pull circuit controller 210 is further coupled to the low preset potential Vss of the shift register 300 and the sub-pull circuit 220.
- the compensation circuit 500 is configured to reduce a potential difference between the control terminal 401a and the first terminal 401b of the fourth switch T40 to avoid leakage.
- a waveform generating method for a shift register circuit is provided for a multi-stage shift register, wherein the shift register 300 includes a first switch T10, a second switch T20, and a first a three-switch T30, a fourth switch T40, a compensation circuit 500, a sub-pull circuit 220 and a sub-pull circuit controller 210, the first switch T10 is used to generate the shift register An output signal Gn of the device 300 is provided to the next stage shift register.
- the waveform generating method includes: turning on the first switch T10, and pulling up the shift register 300 through a frequency signal CK.
- a potential of an output terminal a potential difference between the control terminal 401a and the first terminal 401b in the fourth switch T40 is reduced by adding a compensation circuit 500; and the second switch T20 is transmitted through the input pulse signal ST And the sub-pull-down circuit 220 pulls down the potential of the output terminal of the shift register 300.
- the waveform generating method, the step of reducing a potential difference between the control terminal 401a and the first end 401b in the fourth switch T40 by adding a compensation circuit 500 includes: in the shifting A fifth switch T50 is added to the bit register 300. A control terminal 501a of the fifth switch T50 is electrically coupled to an output pulse signal Gn. A first end 501b of the fifth switch T50 is electrically coupled to the output. A second end 501c of the fifth switch T50 is electrically coupled to a low preset potential Vss.
- the waveform generating method further includes a sub-pull circuit 220 electrically coupled to the first node P1(n), the output pulse signal Gn, and the shift register 300.
- the low preset potential Vss is the low preset potential.
- the waveform generating method further includes a sub-pull circuit controller 210 electrically coupled to the low preset potential Vss of the shift register 300 and the sub-pull circuit 220.
- the waveform generating method is configured to reduce a potential difference between the control terminal 401a and the first terminal 401b in the fourth switch T40 to prevent leakage.
- FIG. 3c is a schematic diagram of a potential difference generated in a shift temporary storage circuit having a compensation circuit according to an embodiment of the present invention
- FIG. 3d is a schematic diagram of a transistor in a shift temporary storage circuit according to an embodiment of the present application.
- the control terminal 401a of the fourth switch T40 has a potential waveform 275 and a potential waveform 260 of the first terminal 401b.
- the transistor 285 in the fourth switch T40 has a current flowing direction.
- a liquid crystal display panel 30 includes: a first substrate 301 (eg, an active array substrate); a second substrate 302 (eg, a color filter substrate), and The first substrate 301 is oppositely disposed; the liquid crystal layer 303 is disposed between the first substrate 301 and the second substrate 302; and further includes the shift temporary storage circuit 300 disposed on the first substrate 301 is between the second substrate 302 (for example, on the surface of the first substrate 301).
- a first substrate 301 eg, an active array substrate
- a second substrate 302 eg, a color filter substrate
- the first substrate 301 is oppositely disposed
- the liquid crystal layer 303 is disposed between the first substrate 301 and the second substrate 302
- the shift temporary storage circuit 300 disposed on the first substrate 301 is between the second substrate 302 (for example, on the surface of the first substrate 301).
- first polarizer 306 disposed on an outer surface of the first substrate 301; and a second polarizer 307 disposed on an outer surface of the second substrate 302, wherein the first polarizer 306
- the polarization directions with the second polarizer 307 are parallel to each other.
- the application solves the problem of leakage of the grid array driving circuit substrate and improves the reliability and service life of the product.
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal Display Device Control (AREA)
Abstract
一种移位暂存电路及其波形产生方法与其应用的显示面板,此移位暂存电路包括:多级移位寄存器,每一移位寄存器(300)包括:一第一开关(T10),此第一开关(T10)的一控制端(101a)电性耦接一第一节点(P1(n)),此第一开关(T10)的一第一端(101b)电性耦接一频率讯号(CK),此第一开关(T10)的一第二端(101c)电性耦接一输出脉冲讯号(Gn);一第二开关(T20),此第二开关(T20)的一控制端(201a)电性耦接一输入脉冲讯号(ST),此第二开关(T20)的一第一端(201b)电性耦接此输入脉冲讯号(ST),此第二开关(T20)的一第二端(201c)电性耦接此第一节点(P1(n));一第三开关(T30),此第三开关(T30)的一控制端(301a)电性耦接一第二节点(P2(n)),此第三开关(T30)的一第一端(301b)电性耦接此输出脉冲讯号(Gn),此第三开关(T30)的一第二端(301c)电性耦接一低预设电位(Vss);一第四开关(T40),此第四开关(T40)的一控制端(401a)电性耦接此第二节点(P2(n)),此第四开关(T40)的一第一端(401b)电性耦接此第一节点(P1(n)),此第四开关(T40)的一第二端(401c)电性耦接此低预设电位(Vss);及一补偿电路(500),包括:一第五开关(T50),此第五开关(T50)的一控制端(501a)电性耦接此输出脉冲讯号(Gn),此第五开关(T50)的一第一端(501b)电性耦接此输出脉冲讯号(Gn),此第五开关(T50)的一第二端(501c)电性耦接此低预设电位(Vss)。
Description
本申请涉及一种显示器中的电路结构,特别是涉及一种移位暂存电路及其波形产生方法与其应用的显示面板。
近年来,随着科技的进步,平面液晶显示器逐渐普及化,其具有轻薄等优点。目前平面液晶显示器驱动电路主要是由面板外连接IC来组成,但是此方法无法将产品的成本降低、也无法使面板更薄型化。
且液晶显示设备中通常具有栅极驱动电路、源极驱动电路和画素阵列。画素阵列中具有多个画素电路,每一个画素电路依据栅极驱动电路提供的扫描讯号开启和关闭,并依据源极驱动电路提供的数据讯号,显示数据画面。以栅极驱动电路来说,栅极驱动电路通常具有多级移位寄存器,并藉由一级移位寄存器传递至下一级移位寄存器的方式,来输出扫描讯号到画素阵列中,以依序地开启画素电路,使画素电路接收数据讯号。
因此在驱动电路的制程中,便直接将栅极驱动电路制作在阵列基板上,来取代由外连接IC制作的驱动芯片,此种被称为栅极阵列驱动(Gate On Array,GOA)技术的应用可直接做在面板周围,减少制作程序、降低产品成本且使面板更薄型化。但是现行栅极阵列驱动(GOA)技术的电位下拉是由两组讯号轮流进行控制,工作周期为50%。在此种条件下,负责下拉电位的晶体管会长时间处于正压状态而无法得到充分休息,如此将使得这些晶体管的可靠度快速下降并产生漏电风险,进而直接造成显示质量的低落甚或显示设备的损坏。因此,如何改善上述栅极阵列驱动电路基板技术的缺失,因而提出一种制作成本低且加工容易的栅极阵列移位寄存器。
发明内容
为了解决上述技术问题,本申请的目的在于,提供一种移位暂存电路及其波形产生方法与其应用的显示面板,解决了栅极阵列驱动电路基板漏电的问题,并提高产品的信赖性和使用寿命。
本申请的目的及解决其技术问题是采用以下技术方案来实现的。依据本申请提出的一种移位暂存电路,包括多级移位寄存器,每一移位寄存器包括:一第一开关,所述第一开关的一控制端电性耦接一第一节点,所述第一开关的一第一端电性耦接一频率讯号,所述第一开关的一第二端电性耦接一输出脉冲讯号;一第二开关,所述第二开关的一控制端电性耦接一输入脉冲讯号,所述第二开关的一第一端电性耦接所述输入脉冲讯号,所述第二开关的一第二端电性耦接所述第一节点;一第三开关,所述第三开关的一控制端电性耦接一第二节点,所述第三开关的一第一端电性耦接所述输
出脉冲讯号,所述第三开关的一第二端电性耦接一低预设电位;一第四开关,所述第四开关的一控制端电性耦接所述第二节点,所述第四开关的一第一端电性耦接所述第一节点,所述第四开关的一第二端电性耦接所述低预设电位;以及一补偿电路,包括:一第五开关,所述第五开关的一控制端电性耦接所述输出脉冲讯号,所述第五开关的一第一端电性耦接所述输出脉冲讯号,所述第五开关的一第二端电性耦接所述低预设电位。
本申请的另一目的一种移位暂存电路的波形产生方法,用于多级移位寄存器,其中所述移位寄存器包括一第一开关、一第二开关、一第三开关、一第四开关、一补偿电路、一子下拉电路及一子下拉电路控制器,所述第一开关用以产生所述移位寄存器的一输出讯号,并提供至下一级移位寄存器,所述波形产生方法包括:导通所述第一开关,并透过一频率讯号上拉所述移位寄存器的一输出端的电位;透过增加一补偿电路来降低所述第四开关中的控制端与第一端的电位差;以及透过所述输入脉冲讯号经由所述第二开关及所述子下拉电路,以下拉所述移位寄存器的所述输出端的电位。
本申请的又一目的一种液晶显示面板,包括:第一基板;第二基板,与所述第一基板相对设置;液晶层,设置于所述第一基板与所述第二基板之间;且还包括所述移位暂存电路,设置于所述第一基板或所述第二基板上。且更包括第一偏光片设置于所述第一基板的一外表面上;以及第二偏光片设置于所述第二基板的一外表面上,其中所述第一偏光片与所述第二偏光片的偏振方向为互相平行。其中,所述第一基板为开关阵列基板,所述第二基板为彩色滤光片基板。
本申请解决其技术问题还可采用以下技术措施进一步实现。
在本申请的一实施例中,更包括一子下拉电路,电性耦接于所述移位寄存器中的所述第一节点、所述输出脉冲讯号及所述低预设电位。
在本申请的一实施例中,更包括一子下拉电路控制器,电性耦接于所述移位寄存器的所述低预设电位及所述子下拉电路。
在本申请的一实施例中,所述补偿电路用以降低所述第四开关中的控制端与第一端的电位差。
在本申请的一实施例中,所述波形产生方法,所述透过增加一补偿电路来降低所述第四开关中的控制端与第一端的电位差的步骤包括:在所述移位寄存器中增加第五开关,所述第五开关的一控制端电性耦接一输出脉冲讯号,所述第五开关的一第一端电性耦接所述输出脉冲讯号,所述第五开关的一第二端电性耦接一低预设电位。
在本申请的一实施例中,所述波形产生方法,更包括一子下拉电路,电性耦接于所述移位寄存器中的所述第一节点、所述输出脉冲讯号及所述低预设电位。
在本申请的一实施例中,所述波形产生方法,更包括一子下拉电路控制器,电性耦接于所述移位寄存器的所述低预设电位及所述子下拉电路。
在本申请的一实施例中,所述波形产生方法,所述补偿电路用以降低所述第四开关中的控制端与第一端的电位差。
本申请解决了栅极阵列驱动电路基板漏电的问题,并提高产品的信赖性和使用寿命。
图1a是范例性的液晶显示器示意图。
图1b是本申请一实施例的液晶显示器示意图。
图1c是范例性的栅极驱动电路基板中的提升点波形示意图。
图2a是范例性的移位暂存电路示意图。
图2b是范例性的移位暂存电路中的因漏电所产生的波形示意图。
图2c是范例性的移位暂存电路中的因漏电所产生的电位差示意图。
图2d是范例性的移位暂存电路中的晶体管示意图。
图3a是本申请一实施例的移位暂存电路示意图。
图3b是本申请一实施例的移位暂存电路中的补偿电路示意图。
图3c是本申请一实施例具有补偿电路的移位暂存电路中所产生的电位差示意图。
图3d是本申请一实施例的移位暂存电路中的晶体管示意图。
图4是本申请另一实施例的液晶显示面板示意图。
以下各实施例的说明是参考附加的图式,用以例示本申请可用以实施的特定实施例。本申请所提到的方向用语,例如「上」、「下」、「前」、「后」、「左」、「右」、「内」、「外」、「侧面」等,仅是参考附加图式的方向。因此,使用的方向用语是用以说明及理解本申请,而非用以限制本申请。
附图和说明被认为在本质上是示出性的,而不是限制性的。在图中,结构相似的单元是以相同标号表示。另外,为了理解和便于描述,附图中示出的每个组件的尺寸和厚度是任意示出的,但是本申请不限于此。
在附图中,为了清晰起见,夸大了层、膜、面板、区域等的厚度。在附图中,为了理解和便于描述,夸大了一些层和区域的厚度。将理解的是,当例如层、膜、区域或基底的组件被称作“在”另一组件“上”时,所述组件可以直接在所述另一组件上,或者也可以存在中间组件。
另外,在说明书中,除非明确地描述为相反的,否则词语“包括”将被理解为意指包括所述组件,但是不排除任何其它组件。此外,在说明书中,“在......上”意指位于目标组件上方或者下方,而不意指必须位于基于重力方向的顶部上。
为更进一步阐述本申请为达成预定发明目的所采取的技术手段及功效,以下结合附图及较佳实施例,对依据本申请提出的一种移位暂存电路及其波形产生方法与其应用的显示面板,其具体实施方式、结构、特征及其功效,详细说明如后。
本申请的液晶面板可包括主动阵列(thin film transistor,TFT)基板、彩色滤光层(color filter,CF)基板与形成于两基板之间的液晶层。
在一实施例中,本申请的液晶面板可为曲面型显示面板。
在一实施例中,本申请的主动阵列(TFT)及彩色滤光层(CF)可形成于同一基板上。
图1a为范例性的液晶显示器示意图。请参照图1a,一种液晶显示器10,包括一彩色滤光片基板100、一主动阵列基板110及一驱动芯片103,用以驱动电路。
图1b为本申请一实施例的液晶显示器示意图。请参照图1b,在本申请一实施例中,一种具有栅极阵列驱动的液晶显示器11,包括一彩色滤光片基板100、一主动阵列基板110及一栅极阵列驱动105,用以将栅极驱动电路制作在阵列基板110上。
图1c为范例性的栅极驱动电路基板中的提升点波形示意图。请参照图1c,一种栅极驱动电路基板中的提升点的波形120,其中所述波形120具有一高电压准位125。
图2a为范例性的移位暂存电路示意图。请参图2a,一种移位暂存电路,包括多级移位寄存器,每一移位寄存器200包括:一第一开关T10,所述第一开关T10的一控制端101a电性耦接一第一节点P1(n),所述第一开关T10的一第一端101b电性耦接一频率讯号CK,所述第一开关T10的一第二端101c电性耦接一输出脉冲讯号Gn;一第二开关T20,所述第二开关T20的一控制端201a电性耦接一输入脉冲讯号ST,所述第二开关T20的一第一端201b电性耦接所述输入脉冲讯号ST,所述第二开关T20的一第二端201c电性耦接所述第一节点P1(n);一第三开关T30,所述第三开关T30的一控制端301a电性耦接一第二节点P2(n),所述第三开关T30的一第一端301b电性耦接所述输出脉冲讯号Gn,所述第三开关T30的一第二端301c电性耦接一低预设电位Vss;以及一第四开关T40,所述第四开关T40的一控制端401a电性耦接所述第二节点P2(n),所述第四开关T40的一第一端401b电性耦接所述第一节点P1(n),所述第四开关T40的一第二端401c电性耦接所述低预设电位Vss。
在一实施例中,更包括一子下拉电路220,电性耦接于所述移位寄存器200中的所述第一节点P1(n)、所述输出脉冲讯号Gn及所述低预设电位Vss。
在一实施例中,更包括一子下拉电路控制器210,电性耦接于所述移位寄存器200的所述低预设电位Vss及所述子下拉电路220。
图2b为范例性的移位暂存电路中的因漏电所产生的波形示意图、图2c为范例性的移位暂存电
路中的因漏电所产生的电位差示意图及图2d为范例性的移位暂存电路中的晶体管示意图。请参照图2b,一种栅极驱动电路基板中的提升点因漏电所产生的波形250,其中所述波形250具有一削角波形255。
请参照图2a及图2c,在一实施例中,所述第四开关T40中的控制端401a电位波形270与第一端401b的电位波形260。
请参照图2a及图2d,在一实施例中,所述第四开关T40中的晶体管280电流流动方向,其如图2d所示。
图3a为本申请一实施例的移位暂存电路示意图及图3b为本申请一实施例的移位暂存电路中的补偿电路示意图。请参图3a及图3b,一种移位暂存电路,包括多级移位寄存器,每一移位寄存器300包括:一第一开关T10,所述第一开关T10的一控制端101a电性耦接一第一节点P1(n),所述第一开关T10的一第一端101b电性耦接一频率讯号CK,所述第一开关T10的一第二端101c电性耦接一输出脉冲讯号Gn;一第二开关T20,所述第二开关T20的一控制端201a电性耦接一输入脉冲讯号ST,所述第二开关T20的一第一端201b电性耦接所述输入脉冲讯号ST,所述第二开关T20的一第二端201c电性耦接所述第一节点P1(n);一第三开关T30,所述第三开关T30的一控制端301a电性耦接一第二节点P2(n),所述第三开关T30的一第一端301b电性耦接所述输出脉冲讯号Gn,所述第三开关T30的一第二端301c电性耦接一低预设电位Vss;一第四开关T40,所述第四开关T40的一控制端401a电性耦接所述第二节点P2(n),所述第四开关T40的一第一端401b电性耦接所述第一节点P1(n),所述第四开关T40的一第二端401c电性耦接所述低预设电位Vss;以及一补偿电路500,包括:一第五开关T50,所述第五开关T50的一控制端501a电性耦接所述输出脉冲讯号Gn,所述第五开关T50的一第一端501b电性耦接所述输出脉冲讯号Gn,所述第五开关T50的一第二端501c电性耦接所述低预设电位Vss。
在一实施例中,更包括一子下拉电路220,电性耦接于所述移位寄存器300中的所述第一节点P1(n)、所述输出脉冲讯号Gn及所述低预设电位Vss。
在一实施例中,更包括一子下拉电路控制器210,电性耦接于所述移位寄存器300的所述低预设电位Vss及所述子下拉电路220。
在一实施例中,所述补偿电路500用以降低所述第四开关T40中的控制端401a与第一端401b的电位差,以避免产生漏电。
请参图3a及图3b,一种移位暂存电路的波形产生方法,用于多级移位寄存器,其中所述移位寄存器300包括一第一开关T10、一第二开关T20、一第三开关T30、一第四开关T40、一补偿电路500、一子下拉电路220及一子下拉电路控制器210,所述第一开关T10用以产生所述移位寄存
器300的一输出讯号Gn,并提供至下一级移位寄存器,所述波形产生方法包括:导通所述第一开关T10,并透过一频率讯号CK上拉所述移位寄存器300的一输出端的电位;透过增加一补偿电路500来降低所述第四开关T40中的控制端401a与第一端401b的电位差;以及透过所述输入脉冲讯号ST经由所述第二开关T20及所述子下拉电路220,以下拉所述移位寄存器300的所述输出端的电位。
在一实施例中,所述波形产生方法,所述透过增加一补偿电路500来降低所述第四开关T40中的控制端401a与第一端401b的电位差的步骤包括:在所述移位寄存器300中增加第五开关T50,所述第五开关T50的一控制端501a电性耦接一输出脉冲讯号Gn,所述第五开关T50的一第一端501b电性耦接所述输出脉冲讯号Gn,所述第五开关T50的一第二端501c电性耦接一低预设电位Vss。
在一实施例中,所述波形产生方法,更包括一子下拉电路220,电性耦接于所述移位寄存器300中的所述第一节点P1(n)、所述输出脉冲讯号Gn及所述低预设电位Vss。
在一实施例中,所述波形产生方法,更包括一子下拉电路控制器210,电性耦接于所述移位寄存器300的所述低预设电位Vss及所述子下拉电路220。
在一实施例中,所述波形产生方法,所述补偿电路500用以降低所述第四开关T40中的控制端401a与第一端401b的电位差以避免产生漏电。
图3c为本申请一实施例具有补偿电路的移位暂存电路中所产生的电位差示意图及图3d为本申请一实施例的移位暂存电路中的晶体管示意图。请参图3b及图3c,在一实施例中,所述第四开关T40中的控制端401a电位波形275与第一端401b的电位波形260。
请参照图3b及图3d,在一实施例中,所述第四开关T40中的晶体管285电流流动方向。
图4为本申请另一实施例的液晶显示面板示意图。请参照图4及图3a,在本申请的一实施例中,一种液晶显示面板30包括:第一基板301(例如主动阵列基板);第二基板302(例如彩色滤光片基板),与所述第一基板301相对设置;液晶层303,设置于所述第一基板301与所述第二基板302之间;且还包括所述移位暂存电路300,设置于所述第一基板301与所述第二基板302之间(例如位于所述第一基板301的表面)。且更包括第一偏光片306设置于所述第一基板301的一外表面上;以及第二偏光片307设置于所述第二基板302的一外表面上,其中所述第一偏光片306与所述第二偏光片307的偏振方向为互相平行。
本申请解决了栅极阵列驱动电路基板漏电的问题,并提高产品的信赖性和使用寿命。
“在一些实施例中”及“在各种实施例中”等用语被重复地使用。所述用语通常不是指相同的实施例;但它亦可以是指相同的实施例。“包含”、“具有”及“包括”等用词是同义词,除非其前
后文意显示出其它意思。
以上所述,仅是本申请的较佳实施例而已,并非对本申请作任何形式上的限制,虽然本申请已以较佳实施例揭露如上,然而并非用以限定本申请,任何熟悉本专业的技术人员,在不脱离本申请技术方案范围内,当可利用上述揭示的技术内容作出些许更动或修饰为等同变化的等效实施例,但凡是未脱离本申请技术方案的内容,依据本申请的技术实质对以上实施例所作的任何简单修改、等同变化与修饰,均仍属于本申请技术方案的范围内。
Claims (15)
- 一种移位暂存电路,包括多级移位寄存器,每一移位寄存器包括:一第一开关,所述第一开关的一控制端电性耦接一第一节点,所述第一开关的一第一端电性耦接一频率讯号,所述第一开关的一第二端电性耦接一输出脉冲讯号;一第二开关,所述第二开关的一控制端电性耦接一输入脉冲讯号,所述第二开关的一第一端电性耦接所述输入脉冲讯号,所述第二开关的一第二端电性耦接所述第一节点;一第三开关,所述第三开关的一控制端电性耦接一第二节点,所述第三开关的一第一端电性耦接所述输出脉冲讯号,所述第三开关的一第二端电性耦接一低预设电位;一第四开关,所述第四开关的一控制端电性耦接所述第二节点,所述第四开关的一第一端电性耦接所述第一节点,所述第四开关的一第二端电性耦接所述低预设电位;以及一补偿电路,包括:一第五开关,所述第五开关的一控制端电性耦接所述输出脉冲讯号,所述第五开关的一第一端电性耦接所述输出脉冲讯号,所述第五开关的一第二端电性耦接所述低预设电位。
- 如权利要求1所述的移位暂存电路,更包括一子下拉电路,电性耦接于所述移位寄存器中的所述第一节点、所述输出脉冲讯号及所述低预设电位。
- 如权利要求2所述的移位暂存电路,更包括一子下拉电路控制器,电性耦接于所述移位寄存器的所述低预设电位及所述子下拉电路。
- 如权利要求1所述的移位暂存电路,其中,所述补偿电路用以降低所述第四开关中的控制端与第一端的电位差。
- 一种移位暂存电路的波形产生方法,用于多级移位寄存器,其中所述移位寄存器包括一第一开关、一第二开关、一第三开关、一第四开关、一补偿电路、一子下拉电路及一子下拉电路控制器,所述第一开关用以产生所述移位寄存器的一输出讯号,并提供至下一级移位寄存器,所述波形产生方法包括:导通所述第一开关,并透过一频率讯号上拉所述移位寄存器的一输出端的电位;透过增加一补偿电路来降低所述第四开关中的控制端与第一端的电位差;以及透过所述输入脉冲讯号经由所述第二开关及所述子下拉电路,以下拉所述移位寄存器的所述输出端的电位。
- 如权利要求5所述的移位暂存电路的波形产生方法,所述透过增加一补偿电路来降低所述第四开关中的控制端与第一端的电位差的步骤包括:在所述移位寄存器中增加第五开关,所述第五开关的一控制端电性耦接一输出脉冲讯号,所述 第五开关的一第一端电性耦接所述输出脉冲讯号,所述第五开关的一第二端电性耦接一低预设电位。
- 如权利要求5所述的移位暂存电路的波形产生方法,更包括一子下拉电路,电性耦接于所述移位寄存器中的所述第一节点、所述输出脉冲讯号及所述低预设电位。
- 如权利要求5所述的移位暂存电路的波形产生方法,更包括一子下拉电路控制器,电性耦接于所述移位寄存器的所述低预设电位及所述子下拉电路。
- 如权利要求5所述的移位暂存电路的波形产生方法,其中,所述补偿电路用以降低所述第四开关中的控制端与第一端的电位差。
- 一种液晶显示面板,包括:第一基板;第二基板,与所述第一基板相对设置;液晶层,设置于所述第一基板与所述第二基板之间;第一偏光片设置于所述第一基板的一外表面上;以及第二偏光片设置于所述第二基板的一外表面上,其中所述第一偏光片与所述第二偏光片的偏振方向为互相平行;以及移位暂存电路,设置于所述第一基板或所述第二基板上。
- 如权利要求10所述的液晶显示面板,所述移位暂存电路,包括多级移位寄存器,每一移位寄存器包括:一第一开关,所述第一开关的一控制端电性耦接一第一节点,所述第一开关的一第一端电性耦接一频率讯号,所述第一开关的一第二端电性耦接一输出脉冲讯号;一第二开关,所述第二开关的一控制端电性耦接一输入脉冲讯号,所述第二开关的一第一端电性耦接所述输入脉冲讯号,所述第二开关的一第二端电性耦接所述第一节点;一第三开关,所述第三开关的一控制端电性耦接一第二节点,所述第三开关的一第一端电性耦接所述输出脉冲讯号,所述第三开关的一第二端电性耦接一低预设电位;一第四开关,所述第四开关的一控制端电性耦接所述第二节点,所述第四开关的一第一端电性耦接所述第一节点,所述第四开关的一第二端电性耦接所述低预设电位;以及一补偿电路,包括:一第五开关,所述第五开关的一控制端电性耦接所述输出脉冲讯号,所述第五开关的一第一端电性耦接所述输出脉冲讯号,所述第五开关的一第二端电性耦接所述低预设电位。
- 如权利要求11所述的液晶显示面板,更包括一子下拉电路,电性耦接于所述移位寄存器中的所述第一节点、所述输出脉冲讯号及所述低预设电位。
- 如权利要求11所述的液晶显示面板,更包括一子下拉电路控制器,电性耦接于所述移位寄存器的所述低预设电位及所述子下拉电路。
- 如权利要求11所述的液晶显示面板,其中,所述补偿电路用以降低所述第四开关中的控制端与第一端的电位差。
- 如权利要求10所述的液晶显示面板,其中,所述第一基板为开关阵列基板,所述第二基板为彩色滤光片基板。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/082,891 US20190206347A1 (en) | 2017-05-05 | 2017-05-17 | Shift register circuit, method for generating waveform thereof, and display panel applying same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710312557.2 | 2017-05-05 | ||
CN201710312557.2A CN107146584B (zh) | 2017-05-05 | 2017-05-05 | 移位暂存电路及其波形产生方法与其应用的显示面板 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2018201520A1 true WO2018201520A1 (zh) | 2018-11-08 |
Family
ID=59777112
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2017/084675 WO2018201520A1 (zh) | 2017-05-05 | 2017-05-17 | 移位暂存电路及其波形产生方法与其应用的显示面板 |
Country Status (3)
Country | Link |
---|---|
US (1) | US20190206347A1 (zh) |
CN (1) | CN107146584B (zh) |
WO (1) | WO2018201520A1 (zh) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108231033A (zh) * | 2018-03-08 | 2018-06-29 | 惠科股份有限公司 | 阵列基板及显示面板 |
CN108398837B (zh) * | 2018-03-08 | 2020-11-06 | 惠科股份有限公司 | 阵列基板及显示面板 |
CN109410858B (zh) * | 2018-11-14 | 2021-02-09 | 惠科股份有限公司 | 控制电路及其应用的显示面板 |
CN109493823A (zh) * | 2018-12-21 | 2019-03-19 | 惠科股份有限公司 | 控制电路及其应用的显示面板 |
TWI728698B (zh) * | 2020-02-14 | 2021-05-21 | 友達光電股份有限公司 | 液晶顯示器(lcd)驅動電路 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101571635A (zh) * | 2009-06-04 | 2009-11-04 | 友达光电股份有限公司 | 触控面板显示器与触控显示装置 |
CN102024415A (zh) * | 2010-12-10 | 2011-04-20 | 友达光电股份有限公司 | 移位寄存器电路 |
US20110150169A1 (en) * | 2009-12-22 | 2011-06-23 | Au Optronics Corp. | Shift register |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101604551B (zh) * | 2008-06-10 | 2012-05-30 | 北京京东方光电科技有限公司 | 移位寄存器及其栅线驱动装置 |
TWI407443B (zh) * | 2009-03-05 | 2013-09-01 | Au Optronics Corp | 移位暫存器 |
CN101552040B (zh) * | 2009-04-28 | 2011-04-13 | 友达光电股份有限公司 | 液晶显示器的移位寄存器 |
CN102708926B (zh) * | 2012-05-21 | 2015-09-16 | 京东方科技集团股份有限公司 | 一种移位寄存器单元、移位寄存器、显示装置和驱动方法 |
JP6047450B2 (ja) * | 2013-06-19 | 2016-12-21 | 株式会社ジャパンディスプレイ | 液晶表示装置 |
JP6105459B2 (ja) * | 2013-12-17 | 2017-03-29 | 株式会社ジャパンディスプレイ | 液晶表示装置及び電子機器 |
KR102218946B1 (ko) * | 2014-06-13 | 2021-02-24 | 엘지디스플레이 주식회사 | 스캔 구동부 및 이를 이용한 표시장치 |
CN104332144B (zh) * | 2014-11-05 | 2017-04-12 | 深圳市华星光电技术有限公司 | 液晶显示面板及其栅极驱动电路 |
KR102260874B1 (ko) * | 2014-11-13 | 2021-06-04 | 삼성디스플레이 주식회사 | 곡면형 액정 표시 장치 및 그 제조 방법 |
CN105280134B (zh) * | 2015-07-02 | 2018-11-23 | 友达光电股份有限公司 | 移位寄存器电路及其操作方法 |
CN105336291B (zh) * | 2015-12-04 | 2018-11-02 | 京东方科技集团股份有限公司 | 移位寄存器单元及其驱动方法与显示装置 |
CN106356015B (zh) * | 2016-10-31 | 2020-05-12 | 合肥鑫晟光电科技有限公司 | 移位寄存器及驱动方法、显示装置 |
-
2017
- 2017-05-05 CN CN201710312557.2A patent/CN107146584B/zh active Active
- 2017-05-17 WO PCT/CN2017/084675 patent/WO2018201520A1/zh active Application Filing
- 2017-05-17 US US16/082,891 patent/US20190206347A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101571635A (zh) * | 2009-06-04 | 2009-11-04 | 友达光电股份有限公司 | 触控面板显示器与触控显示装置 |
US20110150169A1 (en) * | 2009-12-22 | 2011-06-23 | Au Optronics Corp. | Shift register |
CN102024415A (zh) * | 2010-12-10 | 2011-04-20 | 友达光电股份有限公司 | 移位寄存器电路 |
Also Published As
Publication number | Publication date |
---|---|
US20190206347A1 (en) | 2019-07-04 |
CN107146584A (zh) | 2017-09-08 |
CN107146584B (zh) | 2019-10-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2018201520A1 (zh) | 移位暂存电路及其波形产生方法与其应用的显示面板 | |
WO2018201517A1 (zh) | 移位暂存电路及其应用的显示面板 | |
US10235958B2 (en) | Gate driving circuits and liquid crystal devices | |
US9558843B2 (en) | Shift register unit, gate driving circuit, and display device comprising the same | |
US10121442B2 (en) | Driving methods and driving devices of gate driver on array (GOA) circuit | |
WO2019061965A1 (zh) | 移位暂存电路及其应用的显示面板 | |
US20180182339A1 (en) | Goa driver circuit and liquid crystal display | |
US10204586B2 (en) | Gate driver on array (GOA) circuits and liquid crystal displays (LCDs) | |
WO2016161768A1 (zh) | 移位寄存器单元、驱动电路和方法、阵列基板和显示装置 | |
WO2021232871A1 (zh) | 栅极驱动电路、显示基板、显示装置和栅极驱动方法 | |
WO2018218729A1 (zh) | 移位暂存电路及其应用的显示面板 | |
US9570028B2 (en) | PMOS gate driving circuit | |
US10896654B2 (en) | GOA circuit and liquid crystal display device | |
WO2021056857A1 (zh) | 驱动电路及其驱动方法与应用的显示面板 | |
WO2020140321A1 (zh) | Goa扫描电路和液晶显示装置 | |
WO2018201519A1 (zh) | 移位暂存电路及其应用的显示面板 | |
WO2019010736A1 (zh) | Goa电路及液晶显示装置 | |
WO2019127769A1 (zh) | 移位暂存电路及显示面板 | |
TWI443624B (zh) | 重置電路 | |
WO2019127768A1 (zh) | 移位暂存电路及显示面板 | |
US11074884B1 (en) | Control circuit and display panel applied by control circuit | |
WO2020073548A1 (zh) | 用于提高器件稳定性的goa单元 | |
WO2019127961A1 (zh) | 关断信号产生电路和显示装置 | |
WO2018205322A1 (zh) | 移位元暂存电路及其波形产生方法与其应用的显示面板 | |
US20180322840A1 (en) | Shift register circuit and display panel using same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 17908236 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 19.05.2020) |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 17908236 Country of ref document: EP Kind code of ref document: A1 |