WO2016088868A1 - ガラス板 - Google Patents
ガラス板 Download PDFInfo
- Publication number
- WO2016088868A1 WO2016088868A1 PCT/JP2015/084114 JP2015084114W WO2016088868A1 WO 2016088868 A1 WO2016088868 A1 WO 2016088868A1 JP 2015084114 W JP2015084114 W JP 2015084114W WO 2016088868 A1 WO2016088868 A1 WO 2016088868A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- glass plate
- processed substrate
- alignment portion
- chamfered
- semiconductor package
- Prior art date
Links
- 239000011521 glass Substances 0.000 title claims abstract description 235
- 239000000758 substrate Substances 0.000 claims abstract description 99
- 239000004065 semiconductor Substances 0.000 claims abstract description 60
- 238000000034 method Methods 0.000 claims description 40
- 238000004519 manufacturing process Methods 0.000 claims description 33
- 230000003746 surface roughness Effects 0.000 claims description 14
- 238000007500 overflow downdraw method Methods 0.000 claims description 9
- 229910000679 solder Inorganic materials 0.000 claims description 7
- 238000005498 polishing Methods 0.000 description 44
- 239000010410 layer Substances 0.000 description 18
- 239000012790 adhesive layer Substances 0.000 description 16
- 238000012360 testing method Methods 0.000 description 11
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 10
- 238000007517 polishing process Methods 0.000 description 10
- 238000013001 point bending Methods 0.000 description 9
- 229910018072 Al 2 O 3 Inorganic materials 0.000 description 7
- 229910004298 SiO 2 Inorganic materials 0.000 description 7
- 239000003566 sealing material Substances 0.000 description 7
- 239000000203 mixture Substances 0.000 description 6
- 239000011347 resin Substances 0.000 description 6
- 229920005989 resin Polymers 0.000 description 6
- JOYRKODLDBILNP-UHFFFAOYSA-N Ethyl urethane Chemical compound CCOC(N)=O JOYRKODLDBILNP-UHFFFAOYSA-N 0.000 description 5
- 239000012141 concentrate Substances 0.000 description 5
- 229910052697 platinum Inorganic materials 0.000 description 5
- YPHMISFOHDHNIV-FSZOTQKASA-N cycloheximide Chemical compound C1[C@@H](C)C[C@H](C)C(=O)[C@@H]1[C@H](O)CC1CC(=O)NC(=O)C1 YPHMISFOHDHNIV-FSZOTQKASA-N 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 238000000227 grinding Methods 0.000 description 4
- 238000002844 melting Methods 0.000 description 4
- 230000008018 melting Effects 0.000 description 4
- 239000006060 molten glass Substances 0.000 description 4
- 238000002834 transmittance Methods 0.000 description 4
- 239000013078 crystal Substances 0.000 description 3
- 230000007423 decrease Effects 0.000 description 3
- 238000004031 devitrification Methods 0.000 description 3
- 238000003280 down draw process Methods 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 238000000465 moulding Methods 0.000 description 3
- 239000002994 raw material Substances 0.000 description 3
- 229910018068 Li 2 O Inorganic materials 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- 238000000137 annealing Methods 0.000 description 2
- 238000002425 crystallisation Methods 0.000 description 2
- 230000008025 crystallization Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 239000007791 liquid phase Substances 0.000 description 2
- 239000002245 particle Substances 0.000 description 2
- 239000000843 powder Substances 0.000 description 2
- 238000000926 separation method Methods 0.000 description 2
- 239000002002 slurry Substances 0.000 description 2
- 238000004528 spin coating Methods 0.000 description 2
- 238000007088 Archimedes method Methods 0.000 description 1
- 238000006124 Pilkington process Methods 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 229910006404 SnO 2 Inorganic materials 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 238000002679 ablation Methods 0.000 description 1
- 238000003486 chemical etching Methods 0.000 description 1
- 238000003426 chemical strengthening reaction Methods 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 238000000748 compression moulding Methods 0.000 description 1
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 230000013011 mating Effects 0.000 description 1
- 238000012858 packaging process Methods 0.000 description 1
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 1
- 238000001556 precipitation Methods 0.000 description 1
- 238000007639 printing Methods 0.000 description 1
- 238000009774 resonance method Methods 0.000 description 1
- 238000007372 rollout process Methods 0.000 description 1
- 150000004760 silicates Chemical class 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 238000003980 solgel method Methods 0.000 description 1
- 230000003595 spectral effect Effects 0.000 description 1
- 229920001187 thermosetting polymer Polymers 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
Images
Classifications
-
- C—CHEMISTRY; METALLURGY
- C03—GLASS; MINERAL OR SLAG WOOL
- C03C—CHEMICAL COMPOSITION OF GLASSES, GLAZES OR VITREOUS ENAMELS; SURFACE TREATMENT OF GLASS; SURFACE TREATMENT OF FIBRES OR FILAMENTS MADE FROM GLASS, MINERALS OR SLAGS; JOINING GLASS TO GLASS OR OTHER MATERIALS
- C03C19/00—Surface treatment of glass, not in the form of fibres or filaments, by mechanical means
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B17/00—Layered products essentially comprising sheet glass, or glass, slag, or like fibres
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B17/00—Layered products essentially comprising sheet glass, or glass, slag, or like fibres
- B32B17/06—Layered products essentially comprising sheet glass, or glass, slag, or like fibres comprising glass as the main or only constituent of a layer, next to another layer of a specific material
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B7/00—Layered products characterised by the relation between layers; Layered products characterised by the relative orientation of features between layers, or by the relative values of a measurable parameter between layers, i.e. products comprising layers having different physical, chemical or physicochemical properties; Layered products characterised by the interconnection of layers
- B32B7/04—Interconnection of layers
- B32B7/06—Interconnection of layers permitting easy separation
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B7/00—Layered products characterised by the relation between layers; Layered products characterised by the relative orientation of features between layers, or by the relative values of a measurable parameter between layers, i.e. products comprising layers having different physical, chemical or physicochemical properties; Layered products characterised by the interconnection of layers
- B32B7/04—Interconnection of layers
- B32B7/12—Interconnection of layers using interposed adhesives or interposed materials with bonding properties
-
- C—CHEMISTRY; METALLURGY
- C03—GLASS; MINERAL OR SLAG WOOL
- C03B—MANUFACTURE, SHAPING, OR SUPPLEMENTARY PROCESSES
- C03B17/00—Forming molten glass by flowing-out, pushing-out, extruding or drawing downwardly or laterally from forming slits or by overflowing over lips
- C03B17/06—Forming glass sheets
- C03B17/064—Forming glass sheets by the overflow downdraw fusion process; Isopipes therefor
-
- C—CHEMISTRY; METALLURGY
- C03—GLASS; MINERAL OR SLAG WOOL
- C03C—CHEMICAL COMPOSITION OF GLASSES, GLAZES OR VITREOUS ENAMELS; SURFACE TREATMENT OF GLASS; SURFACE TREATMENT OF FIBRES OR FILAMENTS MADE FROM GLASS, MINERALS OR SLAGS; JOINING GLASS TO GLASS OR OTHER MATERIALS
- C03C3/00—Glass compositions
- C03C3/04—Glass compositions containing silica
- C03C3/076—Glass compositions containing silica with 40% to 90% silica, by weight
- C03C3/089—Glass compositions containing silica with 40% to 90% silica, by weight containing boron
- C03C3/091—Glass compositions containing silica with 40% to 90% silica, by weight containing boron containing aluminium
-
- C—CHEMISTRY; METALLURGY
- C03—GLASS; MINERAL OR SLAG WOOL
- C03C—CHEMICAL COMPOSITION OF GLASSES, GLAZES OR VITREOUS ENAMELS; SURFACE TREATMENT OF GLASS; SURFACE TREATMENT OF FIBRES OR FILAMENTS MADE FROM GLASS, MINERALS OR SLAGS; JOINING GLASS TO GLASS OR OTHER MATERIALS
- C03C3/00—Glass compositions
- C03C3/04—Glass compositions containing silica
- C03C3/076—Glass compositions containing silica with 40% to 90% silica, by weight
- C03C3/089—Glass compositions containing silica with 40% to 90% silica, by weight containing boron
- C03C3/091—Glass compositions containing silica with 40% to 90% silica, by weight containing boron containing aluminium
- C03C3/093—Glass compositions containing silica with 40% to 90% silica, by weight containing boron containing aluminium containing zinc or zirconium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/568—Temporary substrate used as encapsulation process aid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
- H01L23/15—Ceramic or glass substrates
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B2457/00—Electrical equipment
- B32B2457/14—Semiconductor wafers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68318—Auxiliary support including means facilitating the separation of a device or wafer from the auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/95001—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips involving a temporary auxiliary member not forming part of the bonding apparatus, e.g. removable or sacrificial coating, film or substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P40/00—Technologies relating to the processing of minerals
- Y02P40/50—Glass production, e.g. reusing waste heat during processing or shaping
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P40/00—Technologies relating to the processing of minerals
- Y02P40/50—Glass production, e.g. reusing waste heat during processing or shaping
- Y02P40/57—Improving the yield, e-g- reduction of reject rates
Definitions
- the present invention relates to a glass plate, and more specifically to a glass plate used for supporting a processed substrate in a semiconductor package manufacturing process.
- Portable electronic devices such as mobile phones, notebook personal computers, and PDAs (Personal Data Assistance) are required to be smaller and lighter.
- the mounting space of semiconductor chips used in these electronic devices is also strictly limited, and high-density mounting of semiconductor chips has become a problem. Therefore, in recent years, high-density mounting of semiconductor packages has been achieved by three-dimensional mounting technology, that is, by stacking semiconductor chips and interconnecting the semiconductor chips.
- a conventional wafer level package is manufactured by forming bumps in a wafer state and then dicing them into individual pieces.
- the semiconductor chip is likely to be chipped.
- the fan-out type WLP can increase the number of pins, and can prevent chipping of the semiconductor chip by protecting the end portion of the semiconductor chip.
- the fan-out type WLP includes a step of forming a processed substrate by molding a plurality of semiconductor chips with a resin sealing material and then wiring to one surface of the processed substrate, a step of forming a solder bump, and the like.
- the sealing material may be deformed and the processed substrate may change in dimensions.
- the dimension of the processed substrate changes, it becomes difficult to perform wiring with high density on one surface of the processed substrate, and it becomes difficult to accurately form solder bumps.
- a glass plate As a support plate.
- the glass plate is easy to smooth the surface and has rigidity. Therefore, when the glass plate is used, the processed substrate can be supported firmly and accurately. Further, the glass plate easily transmits light such as ultraviolet light. Therefore, when a glass plate is used, the processed substrate and the glass plate can be easily fixed by providing an adhesive layer or the like. In addition, the processed substrate and the glass plate can be easily separated by providing a release layer or the like.
- the glass plate used for supporting the processed substrate has a substantially circular wafer shape in the same manner as the processed substrate.
- the shape of the glass plate and the processed substrate is substantially circular, it is difficult to align the glass plate and the processed substrate, and as a result, it is difficult to increase the wiring accuracy of the processed substrate.
- the glass plate is brittle, it has a property of being easily damaged. If the glass plate is damaged during conveyance or processing of the processed substrate, the expensive processed substrate is contaminated by small pieces of glass and the processed substrate cannot be collected as a non-defective product.
- the present invention has been made in view of the above circumstances, and its technical problem is to create a glass plate that is easy to align with a processed substrate and that is not easily damaged during conveyance or processing of the processed substrate. This contributes to higher density of the semiconductor package.
- the glass plate of the present invention is a glass plate whose outer shape is composed of the outer shape portion and the alignment portion, and all or part of the edge region where the surface and the end surface of the alignment portion intersect is chamfered. It is characterized by being.
- the “positioning part” includes not only a part contributing to the positioning with the processed substrate but also a part contributing to the positioning of the glass plate itself.
- the “outer part” refers to an area that occupies an outer area other than the alignment part.
- the glass plate of the present invention has an alignment portion. This makes it easy to fix the position of the glass plate by bringing a positioning member such as a positioning pin into contact with the alignment portion of the glass plate. As a result, alignment of the glass plate and the processed substrate is facilitated. In particular, if the alignment portion is formed on the processed substrate and the positioning member is brought into contact, the alignment between the glass plate and the processed substrate is further facilitated.
- the positioning member when the positioning member is brought into contact with the alignment portion of the glass plate, the stress is easily concentrated on the alignment portion, and the glass plate is easily damaged starting from the alignment portion. In particular, when the glass plate is bent by an external force, the tendency becomes remarkable. Therefore, in the glass plate of the present invention, all or part of the edge region where the surface of the alignment portion and the end surface intersect is chamfered. As a result, it is possible to effectively avoid damage starting from the alignment portion. If the alignment part is formed on the glass plate, stress concentrates on the alignment part, making it difficult for stress to concentrate on the outer part that occupies the outer area other than the alignment part. Effective damage from the outer part is effective. Can be avoided.
- FIG. 1 is an upper conceptual view showing an example of the glass plate of the present invention.
- the outer shape of the glass plate 1 is a substantially circular wafer.
- the outer shape of the glass plate 1 is composed of an alignment portion 2 and an outer shape portion 3 that occupies an outer shape area other than the alignment portion 2.
- the alignment portion 2 has a notch shape, that is, a shape having a depression.
- the notch-shaped deep portion 4 has a substantially circular shape that is rounded in plan view, and the boundary between the alignment portion 2 and the outer shape portion 3 is also a substantially circular shape that is rounded.
- the external shape of the glass plate 5 is a substantially perfect wafer shape.
- the outer shape of the glass plate 5 is composed of an alignment portion 6 and an outer portion 7 occupying an outer region other than the alignment portion 6.
- the alignment portion 6 of the glass plate 5 has a notch shape, and the deep portion 8 of the notch shape has a substantially V-groove shape.
- the outer shape of the glass plate 9 is a wafer shape, and is composed of an alignment portion 10 and an outer shape portion 11 occupying an outer region other than the alignment portion 10.
- the alignment part 10 of the glass plate 9 has an orientation flat shape.
- the glass plate of the present invention preferably has a chamfer width of 50 to 900 ⁇ m in the surface direction of the alignment portion.
- the chamfer width in the plate thickness direction of the alignment portion is 5 to 80% of the plate thickness.
- FIG. 2 is a conceptual cross-sectional view in the A-A ′ direction of FIG.
- chamfered surfaces 24 and 25 are provided in an edge region where the surfaces 21 and 22 and the end surface 23 of the glass plate 20 intersect each other.
- the chamfering width X in the direction of the surfaces 21 and 22 of the glass plate 20 is, for example, 50 to 900 ⁇ m
- the chamfering width Y + Y ′ in the thickness direction of the glass plate 20 is, for example, 20 to 80% of the plate thickness t.
- the end face 23 and the chamfered surfaces 24 and 25 are connected in a continuously rounded state, and the surfaces 21 and 22 and the chamfered surfaces 24 and 25 are connected in a continuously rounded state. is doing.
- the chamfered surfaces 24 and 25 shown in FIG. 2 have substantially the same chamfered width in the surface direction of the alignment portion, and the chamfered width in the plate thickness direction is also substantially the same. Good.
- the chamfered surface may be formed only on one side of the surfaces 21 and 22.
- FIG. 3 is a conceptual cross-sectional view showing an example of the glass plate of the present invention, and is a conceptual cross-sectional view showing a deformation mode of the chamfered shape of the alignment portion.
- a chamfered surface is formed only in one of edge regions where the surface of the alignment portion and the end surface intersect.
- a chamfered surface is formed only in one of the edge regions where the surface of the alignment portion and the end surface intersect, and this chamfered surface occupies the entire end surface of the alignment portion. ing.
- the glass plate of the present invention preferably has a chamfered surface in an edge region where the surface of the alignment portion and the end surface intersect, and the average surface roughness Ra of the chamfered surface is preferably 0.20 ⁇ m or less.
- average surface roughness refers to a value measured according to JIS B0601: 2001.
- the glass plate of the present invention has a chamfered surface in an edge region where the surface and end surface of the alignment portion intersect, and the chamfered surface and end surface are connected in a continuously rounded state. That is, it is preferable that the chamfered surface and the end surface are connected by a continuous curved surface.
- the glass plate of the present invention preferably has a notch shape in the alignment portion.
- all or part of the outer shape is chamfered, and the chamfer width in the surface direction of the outer shape is preferably 50 to 900 ⁇ m.
- the glass plate of the present invention preferably has a wafer shape in outer shape.
- the glass plate of the present invention preferably has an overall thickness deviation of less than 2.0 ⁇ m. If the overall plate thickness deviation is reduced, it becomes easier to improve the accuracy of the processing. In particular, since the wiring accuracy can be increased, high-density wiring is possible. In addition, the in-plane strength of the glass plate is improved, and the glass plate and the laminate are hardly damaged. Furthermore, the number of reuses (durable number) of the glass plate can be increased.
- the “total plate thickness deviation” is a difference between the maximum plate thickness and the minimum plate thickness of the entire glass plate, and can be measured by, for example, SBW-331ML / d manufactured by Kobelco Kaken.
- the glass plate of the present invention is preferably formed by an overflow downdraw method.
- the glass plate of the present invention is preferably used for supporting a processed substrate in a semiconductor package manufacturing process.
- the laminate of the present invention is a laminate comprising at least a processed substrate and a glass plate for supporting the processed substrate, and the glass plate is preferably the above glass plate.
- FIG. 4 is a conceptual perspective view showing an example of a state in which the laminated body 31 of the present invention is positionally fixed by positioning members 32, 33, and 34.
- the laminate 31 includes a processed substrate 35 and a glass plate 36 for supporting the processed substrate 35.
- the processed substrate 35 and the glass plate 36 are attached to prevent a dimensional change of the processed substrate 35.
- the processed substrate 35 has an alignment portion 37
- the glass plate 36 also has an alignment portion 38.
- the positioning member 32 is in contact with the alignment portion 37 of the processed substrate 35 and the alignment portion 38 of the glass plate 36. Thereby, the processed substrate 35 and the glass plate 36 are aligned.
- the positioning members 33 and 34 are in contact with the outer shape portion 39 of the processed substrate 35 and the outer shape portion 40 of the glass plate 36.
- the processed substrate 35 and the glass plate 36 are fixed in position by positioning members 33 and 34.
- a peeling layer and an adhesive layer (not shown) are disposed between the processed substrate 35 and the glass plate 36.
- the adhesive layer is in contact with the processed substrate 35, and the release layer is in contact with the glass plate 36.
- the alignment portion 37 of the processed substrate 35 and the alignment portion 38 of the glass plate 36 are brought into contact with the positioning member 32, but the alignment portion is also provided in the region in contact with the positioning members 33 and 34. It may be formed. In this case, the processing substrate 35 and the glass plate 36 can be reliably aligned.
- the manufacturing method of the semiconductor package of this invention has the process of preparing a laminated body provided with the glass plate for supporting a process board
- the processing includes a step of wiring on one surface of the processed substrate.
- the processing includes a step of forming solder bumps on one surface of the processed substrate.
- the semiconductor package of the present invention is manufactured by the above-described method for manufacturing a semiconductor package.
- the electronic device of the present invention is an electronic device including a semiconductor package, and the semiconductor package is preferably the above-described semiconductor package.
- FIG. 2 is a conceptual cross-sectional view in the A-A ′ direction of FIG. It is a cross-sectional conceptual diagram which shows the deformation
- the glass plate of the present invention has an alignment portion, but its shape is not limited.
- a notch shape, an orientation flat shape, etc. can be adopted.
- a deep part of the notch shape is more preferably a substantially circular shape or a substantially V groove shape in plan view.
- a single alignment unit but also a plurality of alignment units may be used. If there is a single alignment portion, the alignment portion can be easily formed. If there are a plurality of alignment portions, alignment of the glass plate can be reliably performed.
- the chamfering process is preferably performed by polishing from the viewpoint of processability, and it is more preferable to perform polishing with a polishing roughness of preferably # 500 or more, # 800 or more, and # 1200 or more.
- the chamfering process may be performed by chemical etching or the like other than the polishing process.
- all or part of the edge region where the surface and the end surface of the alignment portion intersect is chamfered, and 50% or more of the edge region where the surface and the end surface of the alignment portion intersect.
- the chamfered shape of the alignment portion is not particularly limited, but is preferably a chamfered shape described later.
- the aspect in which all or part of the alignment portion is chamfered that is, the aspect in which the entire end surface of the alignment portion is chamfered in a substantially semicircular shape is not completely excluded. Stress is likely to concentrate at one point on the top of the R chamfer, making it difficult to reduce the probability of breakage starting from the alignment portion.
- the chamfering width in the surface direction of the alignment portion is preferably 50 to 900 ⁇ m, 200 to 800 ⁇ m, 300 to 700 ⁇ m, 400 to 650 ⁇ m, particularly 500 to 600 ⁇ m. If the chamfering width in the surface direction of the alignment portion is too small, the glass plate is easily damaged starting from the alignment portion. On the other hand, if the chamfering width in the surface direction of the alignment portion is too large, the chamfering efficiency is lowered, and the manufacturing cost of the glass plate is likely to increase.
- the chamfer width in the plate thickness direction of the alignment portion is preferably 5 to 80%, 20 to 75%, 30 to 70%, 35 to 65%, particularly 40 to 60% of the plate thickness. If the chamfering width in the plate thickness direction of the alignment portion is too small, the glass plate tends to be damaged starting from the alignment portion. On the other hand, if the chamfering width in the plate thickness direction of the alignment portion is too large, the external force tends to concentrate on the end surface of the alignment portion, and the glass plate is easily damaged starting from the end surface of the alignment portion.
- the glass plate of the present invention it is preferable to have a chamfered surface in an edge region where the surface of the alignment portion and the end surface intersect, and the average surface roughness Ra of the chamfered surface is preferably 0.20 ⁇ m or less, 0. It is less than 10 ⁇ m, 0.08 ⁇ m or less, 0.06 ⁇ m or less, particularly 0.04 ⁇ m or less. If the average surface roughness Ra of the chamfered surface is too large, the breaking strength in the four-point bending test of the glass plate is likely to be reduced, so that the glass plate is likely to be damaged starting from the alignment portion.
- the maximum surface roughness Rz of the chamfered surface is preferably 0.25 ⁇ m or less, less than 0.13 ⁇ m, 0.10 ⁇ m or less, 0.08 ⁇ m or less, particularly 0.06 ⁇ m or less. If the maximum surface roughness Rz of the chamfered surface is too large, the fracture strength in the four-point bending test of the glass plate is likely to be reduced, so that the glass plate is likely to be damaged starting from the alignment portion. Note that when the chamfered surface is subjected to mirror polishing, etching, or the like, the surface roughness of the chamfered surface can be reduced.
- the glass plate of the present invention preferably has a chamfered surface in an edge region where the surface of the alignment portion and the end surface intersect, and the chamfered surface and the end surface are connected in a continuously rounded state. It is also preferable that the chamfered surface and the surface are connected in a continuously rounded state. Thereby, the probability of breakage starting from the alignment portion can be effectively reduced.
- the edge region where the surface and the end surface of the outer portion occupying the outer region other than the alignment portion intersect is chamfered, and the surface and the end surface of the outer portion. It is more preferable that 50% or more of the edge region where the crossing is chamfered, more preferably 90% or more of the edge region where the surface of the outer shape portion and the end surface intersect is chamfered, It is particularly preferable that the entire edge region where the surface and the end surface intersect is chamfered. The larger the area chamfered in the outer portion, the lower the probability of breakage starting from the outer portion.
- the chamfer width in the surface direction of the outer shape portion is preferably 50 to 900 ⁇ m, 200 to 800 ⁇ m, 300 to 700 ⁇ m, 400 to 650 ⁇ m, particularly 500 to 600 ⁇ m. If the chamfering width in the surface direction of the outer shape portion is too small, the glass plate is easily damaged starting from the outer shape portion. On the other hand, if the chamfering width in the surface direction of the outer shape portion is too large, the chamfering efficiency is lowered, and the manufacturing cost of the glass plate is likely to increase.
- the chamfer width in the thickness direction of the outer portion is preferably 5 to 80%, 20 to 75%, 30 to 70%, 35 to 65%, particularly 40 to 60% of the plate thickness. If the chamfering width in the thickness direction of the outer portion is too small, the glass plate tends to be damaged starting from the outer portion. On the other hand, if the chamfering width in the thickness direction of the outer portion is too large, the external force tends to concentrate on the end surface of the outer portion, and the glass plate tends to be damaged starting from the end surface of the outer portion.
- the glass plate of the present invention it is preferable to have a chamfered surface in the edge region where the surface of the outer shape portion and the end surface intersect, and the average surface roughness Ra of the chamfered surface is preferably 0.20 ⁇ m or less, 0.10 ⁇ m. Less than, 0.08 ⁇ m or less, 0.06 ⁇ m or less, particularly 0.04 ⁇ m or less. If the average surface roughness Ra of the chamfered surface is too large, the breaking strength in the four-point bending test of the glass plate is likely to be reduced, so that the glass plate is likely to be damaged starting from the outer portion.
- the maximum surface roughness Rz of the chamfered surface is preferably 0.25 ⁇ m or less, less than 0.13 ⁇ m, 0.10 ⁇ m or less, 0.08 ⁇ m or less, particularly 0.06 ⁇ m or less. If the maximum surface roughness Rz of the chamfered surface is too large, the breaking strength in the four-point bending test of the glass plate is likely to be reduced, so that the glass plate is likely to be damaged starting from the outer portion. Note that when the chamfered surface is subjected to mirror polishing, etching, or the like, the surface roughness of the chamfered surface can be reduced.
- the glass plate of the present invention it is preferable to have a chamfered surface in the edge region where the surface and the end surface of the outer portion intersect, and the chamfered surface and the end surface are continuously connected in a rounded state, It is also preferable that the chamfered surface and the surface are connected in a continuously rounded state. Thereby, the probability of breakage starting from the outer shape can be effectively reduced.
- the boundary between the alignment portion and the outer shape portion is preferably connected in a continuously rounded state.
- the total thickness deviation is preferably less than 2 ⁇ m, 1.5 ⁇ m or less, 1 ⁇ m or less, less than 1 ⁇ m, 0.8 ⁇ m or less, 0.1 to 0.9 ⁇ m, particularly 0.2 to 0.7 ⁇ m. It is.
- the amount of warp is preferably 60 ⁇ m or less, 55 ⁇ m or less, 50 ⁇ m or less, 1 to 45 ⁇ m, particularly 5 to 40 ⁇ m.
- the smaller the warp amount the easier it is to improve the accuracy of the processing. In particular, since the wiring accuracy can be increased, high-density wiring is possible. Furthermore, the number of reuses (durable number) of the glass plate can be increased.
- the “warp amount” refers to the sum of the absolute value of the maximum distance between the highest point and the least square focal plane in the entire glass plate and the absolute value of the lowest point and the least square focal plane. It can be measured with SBW-331ML / d manufactured by Kaken.
- the arithmetic average roughness Ra of the surface is preferably 10 nm or less, 5 nm or less, 2 nm or less, 1 nm or less, particularly 0.5 nm or less.
- the smaller the arithmetic average roughness Ra of the surface the easier it is to improve the processing accuracy.
- the wiring accuracy can be increased, high-density wiring is possible.
- strength of a glass plate improves and it becomes difficult to damage a glass plate and a laminated body.
- the number of reuses (support times) of the glass plate can be increased.
- the “arithmetic average roughness Ra” can be measured by an atomic force microscope (AFM).
- the glass plate of this invention it is preferable that all or one part of the surface is a grinding
- polishing method Various methods can be adopted as a polishing method, and a method of polishing a glass plate while sandwiching both surfaces of the glass plate with a pair of polishing pads and rotating the glass plate and the pair of polishing pads together.
- the pair of polishing pads have different outer diameters, and it is preferable that the polishing process is performed so that a part of the glass plate protrudes from the polishing pad intermittently during polishing. This makes it easy to reduce the overall plate thickness deviation and to reduce the amount of warpage.
- the polishing depth is not particularly limited, but the polishing depth is preferably 50 ⁇ m or less, 30 ⁇ m or less, 20 ⁇ m or less, particularly 10 ⁇ m or less. The smaller the polishing depth, the higher the productivity of the glass plate.
- the glass plate of the present invention is preferably in the form of a wafer (substantially perfect circle), and the diameter is preferably from 100 mm to 500 mm, particularly from 150 mm to 450 mm. In this way, it becomes easy to apply to the manufacturing process of a semiconductor package.
- the plate thickness is preferably less than 2.0 mm, 1.5 mm or less, 1.2 mm or less, 1.1 mm or less, 1.0 mm or less, particularly 0.9 mm or less.
- the plate thickness decreases, the mass of the laminate becomes lighter, and thus handling properties are improved.
- the plate thickness is preferably 0.1 mm or more, 0.2 mm or more, 0.3 mm or more, 0.4 mm or more, 0.5 mm or more, 0.6 mm or more, particularly more than 0.7 mm.
- the glass plate of the present invention preferably has the following characteristics.
- the average thermal expansion coefficient in the temperature range of 30 to 380 ° C. is preferably 0 ⁇ 10 ⁇ 7 / ° C. or more and 165 ⁇ 10 ⁇ 7 / ° C. or less.
- the thermal expansion coefficients of the two match, it becomes easy to suppress a dimensional change (particularly warp deformation) of the processed substrate during processing.
- wiring on one surface of the processed substrate can be performed with high density, and solder bumps can be accurately formed.
- the “average thermal expansion coefficient in the temperature range of 30 to 380 ° C.” can be measured with a dilatometer.
- the average coefficient of thermal expansion in the temperature range of 30 to 380 ° C. is preferably increased when the proportion of the semiconductor chip is small in the processed substrate and the proportion of the sealing material is large. When the ratio is large and the ratio of the sealing material is small, it is preferable to reduce the ratio.
- the glass plate is SiO 2 55 in terms of glass composition in mass%.
- the glass plate is SiO 2 55 ⁇ 70%, Al 2 O 3 3-15%, B 2 O 3 5-20%, MgO 0-5%, CaO 0-10%, SrO 0-5%, BaO 0-5%, ZnO 0-5 %, Na 2 O 5 to 15%, and K 2 O 0 to 10%.
- the average thermal expansion coefficient in the temperature range of 30 to 380 ° C. is 75 ⁇ 10 ⁇ 7 / ° C. or more and 85 ⁇ 10 ⁇ 7 / ° C.
- the glass plate is SiO 2 60 in mass% as the glass composition. ⁇ 75%, Al 2 O 3 5 ⁇ 15%, B 2 O 3 5 ⁇ 20%, MgO 0 ⁇ 5%, CaO 0 ⁇ 10%, SrO 0 ⁇ 5%, BaO 0 ⁇ 5%, ZnO 0 ⁇ 5 %, Na 2 O 7 to 16%, and K 2 O 0 to 8%.
- the average thermal expansion coefficient in the temperature range of 30 to 380 ° C. is more than 85 ⁇ 10 ⁇ 7 / ° C.
- the glass plate has a glass composition of mass% and SiO 2 55 ⁇ 70%, Al 2 O 3 3 ⁇ 13%, B 2 O 3 2 ⁇ 8%, MgO 0 ⁇ 5%, CaO 0 ⁇ 10%, SrO 0 ⁇ 5%, BaO 0 ⁇ 5%, ZnO 0 ⁇ 5 %, Na 2 O 10 to 21%, and K 2 O 0 to 5%.
- the average thermal expansion coefficient in the temperature range of 30 to 380 ° C. is more than 120 ⁇ 10 ⁇ 7 / ° C.
- the glass plate has a glass composition of mass% and SiO 2 53 ⁇ 65%, Al 2 O 3 3 ⁇ 13%, B 2 O 3 0 ⁇ 5%, MgO 0.1 ⁇ 6%, CaO 0 ⁇ 10%, SrO 0 ⁇ 5%, BaO 0 ⁇ 5%, ZnO 0 It is preferable to contain 5 to 5%, Na 2 O + K 2 O 20 to 40%, Na 2 O 12 to 21%, and K 2 O 7 to 21%.
- the difference in coefficient of thermal expansion between the glass plate and the processed substrate is preferably as small as possible in order to suppress the dimensional change of the processed substrate.
- ⁇ 20 ⁇ 10 ⁇ 7 / ° C. or less, ⁇ 10 ⁇ 10 It is preferably ⁇ 7 / ° C. or less, particularly ⁇ 5 ⁇ 10 ⁇ 7 / ° C. or less.
- the Young's modulus is preferably 65 GPa or more, 67 GPa or more, 68 GPa or more, 69 GPa or more, 70 GPa or more, 71 GPa or more, 72 GPa or more, particularly 73 GPa or more. If the Young's modulus is too low, it is difficult to maintain the rigidity of the laminate, and the processed substrate is likely to be deformed, warped, or damaged.
- the liquidus temperature is preferably less than 1150 ° C, 1120 ° C or less, 1100 ° C or less, 1080 ° C or less, 1050 ° C or less, 1010 ° C or less, 980 ° C or less, 960 ° C or less, 950 ° C or less, particularly 940 ° C or less. In this way, it becomes easy to form a glass plate by the downdraw method, particularly the overflow downdraw method, so that it becomes easy to produce a glass plate having a small thickness, and the thickness deviation after forming can be reduced. .
- the “liquid phase temperature” is obtained by passing the standard sieve 30 mesh (500 ⁇ m) and putting the glass powder remaining on the 50 mesh (300 ⁇ m) in a platinum boat, and holding it in a temperature gradient furnace for 24 hours. It can be calculated by measuring the temperature at which precipitation occurs.
- the viscosity at the liquidus temperature is preferably 10 4.6 dPa ⁇ s or more, 10 5.0 dPa ⁇ s or more, 10 5.2 dPa ⁇ s or more, 10 5.4 dPa ⁇ s or more, 10 5.6 dPa. ⁇ S or more, especially 10 5.8 dPa ⁇ s or more.
- it becomes easy to form a glass plate by the downdraw method, particularly the overflow downdraw method so that it becomes easy to produce a glass plate having a small thickness, and the thickness deviation after forming can be reduced. .
- the “viscosity at the liquidus temperature” can be measured by a platinum ball pulling method.
- the viscosity at the liquidus temperature is an index of moldability. The higher the viscosity at the liquidus temperature, the better the moldability.
- the temperature at 10 2.5 dPa ⁇ s is preferably 1580 ° C. or lower, 1500 ° C. or lower, 1450 ° C. or lower, 1400 ° C. or lower, 1350 ° C. or lower, particularly 1200 to 1300 ° C.
- “temperature at 10 2.5 dPa ⁇ s” can be measured by a platinum ball pulling method. The temperature at 10 2.5 dPa ⁇ s corresponds to the melting temperature, and the lower the temperature, the better the melting property.
- the ultraviolet transmittance in the plate thickness direction and at a wavelength of 300 nm is preferably 40% or more, 50% or more, 60% or more, 70% or more, particularly 80% or more. If the ultraviolet transmittance is too low, it becomes difficult to adhere the processed substrate and the glass plate by the adhesive layer due to the irradiation of ultraviolet light, and it becomes difficult to peel the glass plate from the processed substrate by the release layer.
- the “UV transmittance at the plate thickness direction and wavelength of 300 nm” can be evaluated by measuring the spectral transmittance at a wavelength of 300 nm using, for example, a double beam spectrophotometer.
- the glass plate of the present invention is preferably formed by a down draw method, particularly an overflow down draw method.
- molten glass overflows from both sides of the heat-resistant bowl-shaped structure, and the molten glass overflows and joins at the lower top end of the bowl-shaped structure to form the original glass plate by drawing downward. Is the way to do.
- the surface to be the surface of the glass plate is not in contact with the bowl-shaped refractory and is molded in a free surface state. For this reason, it becomes easy to produce a glass plate with a small plate thickness, and the overall plate thickness deviation can be reduced. As a result, the manufacturing cost of the glass plate can be reduced.
- a slot down method, a redraw method, a float method, a roll-out method, etc. can be adopted as the glass original plate forming method in addition to the overflow down draw method.
- the glass plate of the present invention preferably has a polished surface on the surface and is formed by an overflow down draw method. In this way, since the overall plate thickness deviation before the polishing process is reduced, the overall plate thickness deviation can be reduced as much as possible by the polishing process. For example, it becomes possible to reduce the overall thickness deviation to 1.0 ⁇ m or less.
- the glass plate of the present invention is preferably not chemically strengthened from the viewpoint of reducing the amount of warpage.
- chemical strengthening treatment it is preferable that chemical strengthening treatment is performed. That is, it is preferable not to have a compressive stress layer on the surface from the viewpoint of reducing the amount of warpage, and it is preferable to have a compressive stress layer on the surface from the viewpoint of mechanical strength.
- the laminate of the present invention is a laminate comprising at least a processed substrate and a glass plate for supporting the processed substrate, wherein the glass plate is the glass plate described above.
- the technical characteristics (preferable structure and effect) of the laminate of the present invention overlap with the technical characteristics of the glass plate of the present invention. Therefore, in the present specification, detailed description of the overlapping portions is omitted.
- the laminate of the present invention preferably has an adhesive layer between the processed substrate and the glass plate.
- the adhesive layer is preferably a resin, for example, a thermosetting resin, a photocurable resin (particularly an ultraviolet curable resin), or the like.
- a resin for example, a thermosetting resin, a photocurable resin (particularly an ultraviolet curable resin), or the like.
- what has the heat resistance which can endure the heat processing in the manufacturing process of a semiconductor package is preferable. Thereby, it becomes difficult to melt
- the adhesive layer can be formed by, for example, various printing methods, inkjet methods, spin coating methods, roll coating methods, and the like.
- the laminate of the present invention further has a release layer between the processed substrate and the glass plate, more specifically between the processed substrate and the adhesive layer, or has a release layer between the glass plate and the adhesive layer. Is preferred. If it does in this way, it will become easy to peel a processed substrate from a glass plate, after performing predetermined processing processing to a processed substrate. Peeling of the processed substrate is preferably performed with irradiation light such as laser light from the viewpoint of productivity.
- the peeling layer is made of a material that causes “in-layer peeling” or “interfacial peeling” by irradiation light such as laser light. That is, when light of a certain intensity is irradiated, the bonding force between atoms or molecules in an atom or molecule disappears or decreases, and ablation or the like is caused to cause peeling.
- a-Si amorphous silicon
- silicon oxide, silicate compounds, silicon nitride, aluminum nitride, titanium nitride, and the like can be used for the release layer.
- the release layer can be formed by plasma CVD, spin coating by a sol-gel
- the separation layer is released, and when the release layer absorbs light and becomes a gas, and its vapor is released, resulting in separation There is.
- the glass plate is preferably larger than the processed substrate.
- the method for manufacturing a semiconductor package of the present invention includes a step of preparing a laminate including at least a processed substrate and a glass plate for supporting the processed substrate, and a step of processing the processed substrate.
- the glass plate is the glass plate described above.
- the technical characteristics (preferable structure and effect) of the manufacturing method of the semiconductor package of the present invention overlap with the technical characteristics of the glass plate and the laminate of the present invention. Therefore, in the present specification, detailed description of the overlapping portions is omitted.
- the semiconductor package manufacturing method of the present invention includes a step of preparing a laminate including at least a processed substrate and a glass plate for supporting the processed substrate.
- a laminate including at least a processed substrate and a glass plate for supporting the processed substrate has the material configuration described above.
- the method for manufacturing a semiconductor package of the present invention further includes a step of transporting the stacked body.
- the processing efficiency of a processing process can be improved. Note that the “process for transporting the laminate” and the “process for processing the processed substrate” do not need to be performed separately and may be performed simultaneously.
- the processing is preferably performed by wiring on one surface of the processed substrate or forming solder bumps on one surface of the processed substrate.
- the processing since the processed substrate is difficult to change in dimensions during these processes, these steps can be appropriately performed.
- one surface of the processed substrate (usually the surface opposite to the glass plate) is mechanically polished, and one surface of the processed substrate (usually opposite to the glass plate)
- the surface of the processed substrate may be dry-etched, or one of the processed substrates (usually the surface opposite to the glass plate) may be wet-etched.
- the processed substrate is unlikely to warp and the rigidity of the stacked body can be maintained. As a result, the above processing can be performed appropriately.
- the semiconductor package of the present invention is manufactured by the above-described semiconductor package manufacturing method.
- the technical characteristics (preferable structure and effect) of the semiconductor package of the present invention overlap with the technical characteristics of the glass plate, laminate and semiconductor package manufacturing method of the present invention. Therefore, in the present specification, detailed description of the overlapping portions is omitted.
- An electronic device of the present invention is an electronic device including a semiconductor package, and the semiconductor package is the semiconductor package described above.
- the technical features (preferable configuration and effect) of the electronic device of the present invention overlap with the technical features of the glass plate, laminate, semiconductor package manufacturing method, and semiconductor package of the present invention. Therefore, in the present specification, detailed description of the overlapping portions is omitted.
- FIG. 5 is a conceptual cross-sectional view showing a manufacturing process of a fan out type WLP.
- FIG. 5A shows a state in which the adhesive layer 41 is formed on one surface of the support member 40. A peeling layer may be formed between the support member 40 and the adhesive layer 41 as necessary.
- FIG. 5B a plurality of semiconductor chips 42 are stuck on the adhesive layer 41. At that time, the surface on the active side of the semiconductor chip 42 is brought into contact with the adhesive layer 41.
- FIG. 5C the semiconductor chip 42 is molded with a resin sealing material 43.
- the sealing material 43 is made of a material having little dimensional change after compression molding and little dimensional change when forming a wiring. Subsequently, as shown in FIGS.
- the processed substrate 44 on which the semiconductor chip 42 is molded is separated from the support member 40, and then bonded and fixed to the glass plate 46 through the adhesive layer 45. .
- the surface of the processed substrate 44 opposite to the surface on which the semiconductor chip 42 is embedded is disposed on the glass plate 46 side.
- the laminated body 47 can be obtained.
- a wiring 48 is formed on the surface of the processed substrate 44 on the side where the semiconductor chip 42 is embedded as shown in FIG. Form.
- the processed substrate 44 is cut for each semiconductor chip 42 and used for the subsequent packaging process (FIG. 5G).
- the glass composition SiO 2 65.5%, Al 2 O 3 8%, B 2 O 3 9%, Na 2 O 13.1%, CaO 3%, ZnO 1%, SnO 2 0.3% by mass. %, Sb 2 O 3 0.1%, after preparing the glass raw material, put it in a glass melting furnace and melt at 1500-1600 ° C., then supply the molten glass to the overflow downdraw molding device The plate was molded to a thickness of 1.0 mm, further cut to a predetermined size, and annealed.
- a semicircular recess that is, a notch-shaped alignment part (depth 1.1 mm) is formed, and the position
- the mating part was chamfered.
- the chamfer width in the plate thickness direction of the alignment portion was set to 50% of the plate thickness, and glass plates having different chamfer widths in the surface direction of the alignment portion were produced.
- the polishing pad used for the chamfering process is made of urethane, and the chamfered surface has a # 800 polishing roughness.
- the entire thickness deviation of the glass plate was reduced to less than 1.0 ⁇ m by polishing the surface of the glass plate after the outer shape processing with a polishing apparatus. Specifically, both surfaces of the glass plate were sandwiched between a pair of polishing pads having different outer diameters, and both surfaces of the glass plate were polished while rotating both the glass plate and the pair of polishing pads. During the polishing process, control was sometimes performed so that a part of the glass plate protruded from the polishing pad.
- the polishing pad was made of urethane, the average particle size of the polishing slurry used in the polishing treatment was 2.5 ⁇ m, and the polishing rate was 15 m / min.
- each glass plate having a different chamfer width in the surface direction was subjected to a four-point bending test 10 times each using a precision universal testing machine Autograph AG-IS manufactured by Shimadzu Corporation.
- the results are shown in Table 1.
- the four-point bending test was performed under the conditions that the pressure jig width was 25 mm, the support jig width was 50 mm, and the crosshead descending speed was 5 mm / min.
- sample Nos After preparing the glass raw material so as to have a glass composition of 1 to 7, the glass raw material is put into a glass melting furnace and melted at 1500 to 1600 ° C., and then the molten glass is supplied to an overflow down-draw molding apparatus. Each was molded to 8 mm. Thereafter, in the same manner as in [Example 1], outer periphery processing was performed, and an alignment portion having a semicircular recess was formed. Next, the alignment portion and the outer shape portion were chamfered. In the chamfering process, the chamfer width in the plate thickness direction was set to 50% of the plate thickness, and the chamfer width in the surface direction was set to 600 ⁇ m.
- the polishing pad used for the chamfering process is made of urethane, and the chamfered surface has a # 800 polishing roughness.
- the average coefficient of thermal expansion ⁇ 30 to 380 in the temperature range of 30 to 380 ° C. is a value measured with a dilatometer.
- the density ⁇ is a value measured by the well-known Archimedes method.
- strain point Ps, annealing point Ta, and softening point Ts are values measured based on the method of ASTM C336.
- the temperature at a high temperature viscosity of 10 4.0 dPa ⁇ s, 10 3.0 dPa ⁇ s, and 10 2.5 dPa ⁇ s is a value measured by a platinum ball pulling method.
- the liquid phase temperature TL is the temperature at which crystals pass after passing through a standard sieve 30 mesh (500 ⁇ m), putting the glass powder remaining on 50 mesh (300 ⁇ m) into a platinum boat and holding it in a temperature gradient furnace for 24 hours. It is the value measured by microscopic observation.
- the Young's modulus E refers to a value measured by the resonance method.
- the surface of the glass plate after the outer shape processing was polished by a polishing apparatus. Specifically, both surfaces of the glass plate were sandwiched between a pair of polishing pads having different outer diameters, and both surfaces of the glass plate were polished while rotating both the glass plate and the pair of polishing pads. During the polishing process, control was sometimes performed so that a part of the glass plate protruded from the polishing pad.
- the polishing pad was made of urethane, the average particle size of the polishing slurry used in the polishing treatment was 2.5 ⁇ m, and the polishing rate was 15 m / min.
- the surface roughness of the end face including the chamfered surface was measured by a method based on JIS B0601: 2001, and the precision universal testing machine Autograph AG-IS manufactured by Shimadzu Corporation was used.
- the four-point bending test was performed 10 times each. The results are shown in Table 3. The four-point bending test was performed under the conditions that the pressure jig width was 25 mm, the support jig width was 50 mm, and the crosshead descending speed was 5 mm / min.
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Organic Chemistry (AREA)
- Materials Engineering (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Geochemistry & Mineralogy (AREA)
- Life Sciences & Earth Sciences (AREA)
- Manufacturing & Machinery (AREA)
- Mechanical Engineering (AREA)
- Ceramic Engineering (AREA)
- Surface Treatment Of Glass (AREA)
- Glass Compositions (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
- Liquid Crystal (AREA)
- Laminated Bodies (AREA)
Abstract
Description
2、6、10、38 位置合わせ部
3、7、11、40 外形部
4、8 ノッチ形状の深部
21、22 表面
23 端面
24、25 面取り面
31、47 積層体
32、33、34 位置決め部材
35、44 加工基板
37 加工基板の位置合わせ部
39 加工基板の外形部
40 支持部材
41、45 接着層
42 半導体チップ
43 封止材
48 配線
49 半田バンプ
Claims (17)
- 外形が外形部と位置合わせ部で構成されるガラス板であって、
位置合わせ部の表面と端面とが交差する端縁領域の全部又は一部が面取りされていることを特徴とすることを特徴とするガラス板。 - 位置合わせ部の表面方向の面取り幅が50~900μmであることを特徴とする請求項1に記載のガラス板。
- 位置合わせ部の板厚方向の面取り幅が板厚の5~80%であることを特徴とする請求項1又は2に記載のガラス板。
- 位置合わせ部の表面と端面とが交差する端縁領域に面取り面を有すると共に、面取り面の平均表面粗さRaが0.20μm以下であることを特徴とする請求項1~3の何れかに記載のガラス板。
- 位置合わせ部の表面と端面とが交差する端縁領域に面取り面を有すると共に、面取り面と端面が連続的に丸みを帯びた状態で連結していることを特徴とする請求項1~4の何れかに記載のガラス板。
- 位置合わせ部の形状がノッチ形状であることを特徴とする請求項1~5の何れかに記載のガラス板。
- 外形部の全部又は一部が面取りされており、外形部の表面方向の面取り幅が50~900μmである請求項1~6の何れかに記載のガラス板。
- 外形がウエハ形状であることを特徴とする請求項1~7の何れかに記載のガラス板。
- 全体板厚偏差が2.0μm未満であることを特徴とする請求項1~8の何れかに記載のガラス板。
- オーバーフローダウンドロー法により成形されてなることを特徴とする請求項1~9の何れかに記載のガラス板。
- 半導体パッケージの製造工程で加工基板の支持に用いることを特徴とする請求項1~10の何れかに記載のガラス板。
- 少なくとも加工基板と加工基板を支持するためのガラス板とを備える積層体であって、ガラス板が請求項1~11の何れかに記載のガラス板であることを特徴とする積層体。
- 少なくとも加工基板と加工基板を支持するためのガラス板とを備える積層体を用意する工程と、
加工基板に対して、加工処理を行う工程と、を有すると共に、ガラス板が請求項1~12の何れかに記載のガラス板であることを特徴とする半導体パッケージの製造方法。 - 加工処理が、加工基板の一方の表面に配線する工程を含むことを特徴とする請求項13に記載の半導体パッケージの製造方法。
- 加工処理が、加工基板の一方の表面に半田バンプを形成する工程を含むことを特徴とする請求項13又は14に記載の半導体パッケージの製造方法。
- 請求項13~15の何れかに記載の半導体パッケージの製造方法により作製されたことを特徴とする半導体パッケージ。
- 半導体パッケージを備える電子機器であって、
半導体パッケージが、請求項16に記載の半導体パッケージであることを特徴とする電子機器。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020177007831A KR102436788B1 (ko) | 2014-12-04 | 2015-12-04 | 유리판 |
CN201580051113.7A CN107074637A (zh) | 2014-12-04 | 2015-12-04 | 玻璃板 |
US15/532,590 US10442729B2 (en) | 2014-12-04 | 2015-12-04 | Glass sheet |
JP2016562692A JP6611079B2 (ja) | 2014-12-04 | 2015-12-04 | ガラス板 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2014-245596 | 2014-12-04 | ||
JP2014245596 | 2014-12-04 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2016088868A1 true WO2016088868A1 (ja) | 2016-06-09 |
Family
ID=56091807
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2015/084114 WO2016088868A1 (ja) | 2014-12-04 | 2015-12-04 | ガラス板 |
Country Status (6)
Country | Link |
---|---|
US (1) | US10442729B2 (ja) |
JP (1) | JP6611079B2 (ja) |
KR (1) | KR102436788B1 (ja) |
CN (1) | CN107074637A (ja) |
TW (1) | TWI704032B (ja) |
WO (1) | WO2016088868A1 (ja) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2017154933A (ja) * | 2016-03-02 | 2017-09-07 | 日本電気硝子株式会社 | 板ガラスおよびその製造方法 |
WO2018207794A1 (ja) * | 2017-05-12 | 2018-11-15 | Agc株式会社 | ガラス基板、およびガラス基板の製造方法 |
JP2019047106A (ja) * | 2017-08-31 | 2019-03-22 | 日本電気硝子株式会社 | 支持ガラス基板及びこれを用いた積層基板 |
EP3888846A1 (en) | 2020-04-01 | 2021-10-06 | Novel Crystal Technology, Inc. | Semiconductor substrate and method for manufacturing same |
WO2022030392A1 (ja) * | 2020-08-06 | 2022-02-10 | Agc株式会社 | 積層体の製造方法、積層体および半導体パッケージの製造方法 |
JP2022050613A (ja) * | 2017-10-27 | 2022-03-30 | ショット アクチエンゲゼルシャフト | 平面ガラスを製造する装置および方法 |
TWI832451B (zh) * | 2022-09-28 | 2024-02-11 | 中國砂輪企業股份有限公司 | 晶圓定位機構以及包含其的晶圓定位治具 |
JP7479549B2 (ja) | 2018-05-15 | 2024-05-08 | ショット グラス テクノロジーズ (スゾウ) カンパニー リミテッド | 特別な面取り部の形状および高強度を有する超薄ガラス |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN116813198A (zh) | 2014-09-25 | 2023-09-29 | 日本电气硝子株式会社 | 支承玻璃基板及使用其的层叠体 |
JP7503382B2 (ja) * | 2017-02-28 | 2024-06-20 | コーニング インコーポレイテッド | 厚み変動を抑制したガラス物品、その製造方法、及びそのための装置 |
WO2019027893A1 (en) * | 2017-07-31 | 2019-02-07 | Corning Incorporated | LAMINATE ARTICLE HAVING A CENTRAL NON-GLASS PART AND A GLASS ENVELOPE AND ASSOCIATED METHODS |
CN111741933B (zh) * | 2018-02-20 | 2023-05-16 | 日本电气硝子株式会社 | 玻璃 |
US11664050B2 (en) * | 2021-10-05 | 2023-05-30 | Western Digital Technologies, Inc. | Tuned edge profile of a disk substrate for use in magnetic recording media |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009016771A (ja) * | 2007-06-08 | 2009-01-22 | Hoya Candeo Optronics株式会社 | ウエハ支持ガラス |
JP2012111661A (ja) * | 2010-11-24 | 2012-06-14 | Nippon Electric Glass Co Ltd | ガラス基板およびその製造方法 |
JP2014114183A (ja) * | 2012-12-10 | 2014-06-26 | Asahi Glass Co Ltd | 積層板の加工方法、加工された積層板 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3459058B2 (ja) * | 1998-05-18 | 2003-10-20 | 株式会社東京精密 | ウェーハ面取り方法 |
JP4109371B2 (ja) * | 1999-01-28 | 2008-07-02 | Sumco Techxiv株式会社 | 半導体ウェハ |
JP2000254845A (ja) * | 1999-03-10 | 2000-09-19 | Nippei Toyama Corp | ウエーハのノッチ溝の面取り方法及びウエーハ |
JP2009099681A (ja) * | 2007-10-15 | 2009-05-07 | Shinko Electric Ind Co Ltd | 基板の個片化方法 |
JP5926527B2 (ja) * | 2011-10-17 | 2016-05-25 | 信越化学工業株式会社 | 透明soiウェーハの製造方法 |
US9894781B2 (en) | 2012-06-06 | 2018-02-13 | Apple Inc. | Notched display layers |
-
2015
- 2015-12-04 KR KR1020177007831A patent/KR102436788B1/ko active IP Right Grant
- 2015-12-04 TW TW104140733A patent/TWI704032B/zh active
- 2015-12-04 JP JP2016562692A patent/JP6611079B2/ja active Active
- 2015-12-04 US US15/532,590 patent/US10442729B2/en active Active
- 2015-12-04 CN CN201580051113.7A patent/CN107074637A/zh active Pending
- 2015-12-04 WO PCT/JP2015/084114 patent/WO2016088868A1/ja active Application Filing
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009016771A (ja) * | 2007-06-08 | 2009-01-22 | Hoya Candeo Optronics株式会社 | ウエハ支持ガラス |
JP2012111661A (ja) * | 2010-11-24 | 2012-06-14 | Nippon Electric Glass Co Ltd | ガラス基板およびその製造方法 |
JP2014114183A (ja) * | 2012-12-10 | 2014-06-26 | Asahi Glass Co Ltd | 積層板の加工方法、加工された積層板 |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2017154933A (ja) * | 2016-03-02 | 2017-09-07 | 日本電気硝子株式会社 | 板ガラスおよびその製造方法 |
WO2018207794A1 (ja) * | 2017-05-12 | 2018-11-15 | Agc株式会社 | ガラス基板、およびガラス基板の製造方法 |
JP2019047106A (ja) * | 2017-08-31 | 2019-03-22 | 日本電気硝子株式会社 | 支持ガラス基板及びこれを用いた積層基板 |
CN111033687A (zh) * | 2017-08-31 | 2020-04-17 | 日本电气硝子株式会社 | 支承玻璃基板和使用其的层叠基板 |
CN111033687B (zh) * | 2017-08-31 | 2023-10-24 | 日本电气硝子株式会社 | 支承玻璃基板和使用其的层叠基板 |
JP2022050613A (ja) * | 2017-10-27 | 2022-03-30 | ショット アクチエンゲゼルシャフト | 平面ガラスを製造する装置および方法 |
US11834361B2 (en) | 2017-10-27 | 2023-12-05 | Schott Ag | Device and method for the production of a flat glass |
JP7428733B2 (ja) | 2017-10-27 | 2024-02-06 | ショット アクチエンゲゼルシャフト | 平面ガラスを製造する装置および方法 |
JP7479549B2 (ja) | 2018-05-15 | 2024-05-08 | ショット グラス テクノロジーズ (スゾウ) カンパニー リミテッド | 特別な面取り部の形状および高強度を有する超薄ガラス |
EP3888846A1 (en) | 2020-04-01 | 2021-10-06 | Novel Crystal Technology, Inc. | Semiconductor substrate and method for manufacturing same |
WO2022030392A1 (ja) * | 2020-08-06 | 2022-02-10 | Agc株式会社 | 積層体の製造方法、積層体および半導体パッケージの製造方法 |
TWI832451B (zh) * | 2022-09-28 | 2024-02-11 | 中國砂輪企業股份有限公司 | 晶圓定位機構以及包含其的晶圓定位治具 |
Also Published As
Publication number | Publication date |
---|---|
TWI704032B (zh) | 2020-09-11 |
TW201628779A (zh) | 2016-08-16 |
JP6611079B2 (ja) | 2019-11-27 |
KR20170093779A (ko) | 2017-08-16 |
US10442729B2 (en) | 2019-10-15 |
CN107074637A (zh) | 2017-08-18 |
US20170334773A1 (en) | 2017-11-23 |
KR102436788B1 (ko) | 2022-08-26 |
JPWO2016088868A1 (ja) | 2017-09-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6611079B2 (ja) | ガラス板 | |
JP6593669B2 (ja) | 支持ガラス基板及びこれを用いた搬送体 | |
JP6963219B2 (ja) | 支持ガラス基板及びこれを用いた積層体 | |
KR102430746B1 (ko) | 지지 유리 기판 및 그 제조 방법 | |
WO2015156075A1 (ja) | 支持ガラス基板及びこれを用いた積層体 | |
JP6674147B2 (ja) | 支持ガラス基板及びこれを用いた積層体 | |
WO2016136348A1 (ja) | ガラス基板及びこれを用いた積層体 | |
JP6443668B2 (ja) | 支持ガラス基板及びこれを用いた積層体 | |
JP2016117641A (ja) | 支持ガラス基板及びこれを用いた積層体 | |
JP6593676B2 (ja) | 積層体及び半導体パッケージの製造方法 | |
WO2016111158A1 (ja) | ガラス板及びその製造方法 | |
JP2016155736A (ja) | 支持ガラス基板及びこれを用いた積層体 | |
JP2016155735A (ja) | 支持ガラス基板及びこれを用いた積層体 | |
TWI755449B (zh) | 支撐玻璃基板及使用其的積層體、半導體封裝體及其製造方法以及電子機器 | |
JPWO2019021672A1 (ja) | 支持ガラス基板及びこれを用いた積層基板 | |
JP2018095544A (ja) | 支持ガラス基板及びこれを用いた積層体 | |
JP2020045281A (ja) | ガラス板 | |
WO2016098499A1 (ja) | 支持ガラス基板及びこれを用いた積層体 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 15864822 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 20177007831 Country of ref document: KR Kind code of ref document: A |
|
ENP | Entry into the national phase |
Ref document number: 2016562692 Country of ref document: JP Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 15864822 Country of ref document: EP Kind code of ref document: A1 |