WO2016035374A1 - 光受信器、光終端装置および光通信システム - Google Patents
光受信器、光終端装置および光通信システム Download PDFInfo
- Publication number
- WO2016035374A1 WO2016035374A1 PCT/JP2015/061579 JP2015061579W WO2016035374A1 WO 2016035374 A1 WO2016035374 A1 WO 2016035374A1 JP 2015061579 W JP2015061579 W JP 2015061579W WO 2016035374 A1 WO2016035374 A1 WO 2016035374A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- signal
- time constant
- voltage
- output
- amplifier
- Prior art date
Links
- 230000003287 optical effect Effects 0.000 title claims abstract description 213
- 238000004891 communication Methods 0.000 title claims description 21
- 238000001514 detection method Methods 0.000 claims abstract description 182
- 238000006243 chemical reaction Methods 0.000 claims description 30
- 230000003111 delayed effect Effects 0.000 claims description 6
- 238000010586 diagram Methods 0.000 description 30
- 241000532784 Thelia <leafhopper> Species 0.000 description 28
- 101150098161 APD1 gene Proteins 0.000 description 11
- 238000000034 method Methods 0.000 description 9
- 230000003321 amplification Effects 0.000 description 6
- 238000000605 extraction Methods 0.000 description 6
- 238000003199 nucleic acid amplification method Methods 0.000 description 6
- 230000001360 synchronised effect Effects 0.000 description 6
- 239000003990 capacitor Substances 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 5
- 230000005540 biological transmission Effects 0.000 description 4
- 230000007257 malfunction Effects 0.000 description 4
- 239000000284 extract Substances 0.000 description 3
- 230000010354 integration Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 2
- 239000013307 optical fiber Substances 0.000 description 2
- 238000011084 recovery Methods 0.000 description 2
- 230000001052 transient effect Effects 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
- 230000002277 temperature effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/60—Receivers
- H04B10/61—Coherent receivers
- H04B10/616—Details of the electronic signal processing in coherent optical receivers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/04—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only
- H03F3/08—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only controlled by light
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/08—Modifications of amplifiers to reduce detrimental influences of internal impedances of amplifying elements
- H03F1/083—Modifications of amplifiers to reduce detrimental influences of internal impedances of amplifying elements in transistor amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
- H03F3/45475—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using IC blocks as the active amplifying circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03G—CONTROL OF AMPLIFICATION
- H03G3/00—Gain control in amplifiers or frequency changers
- H03G3/20—Automatic control
- H03G3/30—Automatic control in amplifiers having semiconductor devices
- H03G3/3084—Automatic control in amplifiers having semiconductor devices in receivers or transmitters for electromagnetic waves other than radiowaves, e.g. lightwaves
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03G—CONTROL OF AMPLIFICATION
- H03G3/00—Gain control in amplifiers or frequency changers
- H03G3/20—Automatic control
- H03G3/30—Automatic control in amplifiers having semiconductor devices
- H03G3/3089—Control of digital or coded signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/27—Arrangements for networking
- H04B10/272—Star-type networks or tree-type networks
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/60—Receivers
- H04B10/61—Coherent receivers
- H04B10/615—Arrangements affecting the optical part of the receiver
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/60—Receivers
- H04B10/61—Coherent receivers
- H04B10/616—Details of the electronic signal processing in coherent optical receivers
- H04B10/6165—Estimation of the phase of the received optical signal, phase error estimation or phase error correction
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/60—Receivers
- H04B10/61—Coherent receivers
- H04B10/65—Intradyne, i.e. coherent receivers with a free running local oscillator having a frequency close but not phase-locked to the carrier signal
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/60—Receivers
- H04B10/66—Non-coherent receivers, e.g. using direct detection
- H04B10/69—Electrical arrangements in the receiver
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/60—Receivers
- H04B10/66—Non-coherent receivers, e.g. using direct detection
- H04B10/69—Electrical arrangements in the receiver
- H04B10/691—Arrangements for optimizing the photodetector in the receiver
- H04B10/6911—Photodiode bias control, e.g. for compensating temperature variations
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/60—Receivers
- H04B10/66—Non-coherent receivers, e.g. using direct detection
- H04B10/69—Electrical arrangements in the receiver
- H04B10/693—Arrangements for optimizing the preamplifier in the receiver
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/027—Speed or phase control by the received code signals, the signals containing no special synchronisation information extracting the synchronising or clock signal from the received signal spectrum, e.g. by using a resonant or bandpass circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/408—Indexing scheme relating to amplifiers the output amplifying stage of an amplifier comprising three power stages
Definitions
- the present invention relates to an optical receiver that receives an optical signal, an optical termination device including the optical receiver, and an optical communication system including the optical termination device.
- a point-to-multipoint called a PON (Passive Optical Network) system realized by a public circuit network using optical fibers.
- PON Passive Optical Network
- PON Point to Multi-point
- the PON system consists of one OLT (Optical Line Terminal), which is an optical termination device of the station side device, and a plurality of subscriber-side terminals connected via an optical star coupler (Star Coupler). It is composed of an ONU (Optical Network Unit) that is a device.
- OLT Optical Line Terminal
- Start Coupler an optical star coupler
- ONU Optical Network Unit
- the light reception level of the optical signal that the OLT receives from each ONU depends on the distance between the ONU of the optical signal transmission source and the OLT, but the distance between the OLT and each ONU is not the same for all ONUs. For this reason, an optical receiver used for OLT is required to have a wide dynamic range characteristic for stably reproducing packets of different received light levels.
- a preamplifier mounted on an optical receiver generally includes an AGC (Automatic Gain Control) circuit.
- the PON system while one ONU is transmitting a packet, other ONUs cannot transmit the packet, and it is necessary to shorten the time between packets in order to increase the transmission efficiency.
- a specific bit called a preamble is stored at the head of a packet transmitted from the ONU, and the preamble is used for synchronization.
- the AGC circuit included in the preamplifier has a high-speed burst reception that completes AGC convergence at high speed using a short preamble. Characteristics are required.
- the optical receiver including the preamplifier is required to have a high same-symbol continuous tolerance that can be stably received even when continuous bits of the same code are input.
- the OLT optical receiver has an AOC (Auto-Offset Control) circuit that compensates for the offset voltage between the input burst signal and the differential output signal of the internal differential amplifier circuit. Some are equipped. Also in the AOC circuit, as in the AGC circuit, both high-speed burst reception characteristics and continuous proof strength are required. That is, a voltage control circuit such as an AOC circuit and an AGC circuit in an OLT optical receiver is required to have both high-speed burst reception characteristics and continuous proof strength.
- AOC Auto-Offset Control
- an amplifier circuit compensates and outputs an offset voltage of an input burst signal based on an offset voltage detected and held with a time constant variably controlled by a time constant control signal;
- a pulse detection circuit that detects the presence or absence of a pulse from a signal and outputs a pulse detection signal, and based on the pulse detection signal, the pulse detection interval is made smaller or shorter, and the pulse non-detection interval is made larger or longer
- a time constant control circuit for outputting a time constant control signal to the AOC circuit.
- the amplifier circuit includes, for example, an LIA (Limiting Amplifier) that is connected to the subsequent stage of the preamplifier and amplifies and limits the burst signal to have a constant amplitude.
- the amplifier circuit is generally provided with an AOC circuit, and a time constant switching system is used to achieve both high-speed burst reception characteristics and continuous proof strength. Yes.
- the amplifier circuit described in Patent Document 1 below detects the presence or absence of a pulse, and is controlled so as to have a small time constant in the pulse detection section, and can output an output burst signal having a stable waveform in a short time.
- control is performed so as to have a large time constant, and fluctuations in the control signal of the AOC circuit can be suppressed even in a section where the same sign bit is continuously input.
- Patent Document 2 the same time constant switching method as in Patent Document 1 is applied to the amplifier circuit, and when there is a voltage signal output from the LIA, the time constant of the AOC circuit is set to a small value, The initial response speed of feedback compensation is improved.
- time constant control is realized by using a pulse detection circuit, but in Patent Document 2 below, a signal detector (SD: Signal Detector) that detects a voltage signal output from the LIA is used. To realize time constant control.
- SD Signal Detector
- the switching timing of the time constant is shifted due to a malfunction in the optical receiver.
- the malfunction means that the switching timing for switching the time constant of the voltage control circuit from the small time constant to the large time constant in the optical receiver is not performed at an appropriate timing for the control operation of the voltage control circuit.
- the control operation of the voltage control circuit is started with a small time constant, if the switching to a large time constant is performed before this control operation converges, the control of the voltage control circuit with the small time constant can achieve the desired performance. May not be possible.
- the present invention has been made in view of the above, and an object thereof is to obtain an optical receiver, an optical termination device, and an optical communication system that can suppress waveform distortion in a received waveform.
- an optical receiver includes a photocurrent conversion element that converts an input optical signal into a current signal, and a current signal output from the photocurrent conversion element as a voltage.
- An amplifier that converts the signal into a signal; and a voltage control circuit that has a time constant switching function and generates an output signal for controlling the voltage signal.
- the optical receiver detects completion of convergence of the voltage control circuit based on the output signal, and then changes the time constant of the voltage control circuit from the first time constant to a second time constant that is larger than the first time constant. And a detection circuit that outputs a time constant switching control signal for switching to the voltage control circuit.
- the optical receiver, the optical termination device, and the optical communication system according to the present invention have an effect that waveform distortion in the received waveform can be suppressed.
- FIG. 3 is a block diagram illustrating an example of a circuit configuration of the optical receiver according to the first embodiment. Timing chart for explaining the time constant switching operation of the optical receiver according to the first embodiment. The figure which shows the structural example of AOC of Embodiment 1.
- FIG. FIG. 2 is a block diagram illustrating an example of a circuit configuration of a convergence state detection circuit according to the first embodiment. Timing chart for explaining the operation of each component of the convergence state detection circuit of the first embodiment
- FIG. 3 is a block diagram illustrating an example of a circuit configuration of the optical receiver according to the second embodiment.
- FIG. 4 is a block diagram illustrating an example of a circuit configuration of an optical receiver according to a third embodiment.
- FIG. 4 is a block diagram illustrating an example of a circuit configuration of a convergence state detection circuit according to a third embodiment.
- Timing chart for explaining the operation of the convergence state detection circuit of the third embodiment is a block diagram illustrating an example of a circuit configuration of an optical receiver according to a fourth embodiment.
- Timing chart for explaining the time constant switching operation of the optical receiver of the fourth embodiment is a block diagram illustrating an example of a circuit configuration of a convergence state detection circuit according to a fourth embodiment.
- FIG. 7 is a block diagram illustrating an example of a circuit configuration of an optical receiver according to a fifth embodiment.
- FIG. 7 is a block diagram showing a configuration example of an AGC according to a fifth embodiment.
- FIG. 9 is a diagram illustrating a configuration example of a convergence state detection circuit according to a fifth embodiment. Timing chart for explaining the time constant switching operation of the optical receiver of the fifth embodiment FIG.
- FIG. 7 is a block diagram illustrating an example of a circuit configuration of an optical receiver that does not include an AOC according to the fifth embodiment
- FIG. 7 is a block diagram showing an example of a circuit configuration of an optical receiver that switches both AGC and AOC time constants according to a fifth embodiment
- FIG. 9 is a block diagram illustrating an example of a circuit configuration of an optical receiver according to a sixth embodiment. The figure which shows the structural example of the optical communication system of Embodiment 7.
- FIG. 7 is a block diagram illustrating an example of a circuit configuration of an optical receiver that does not include an AOC according to the fifth embodiment
- FIG. 7 is a block diagram showing an example of a circuit configuration of an optical receiver that switches both AGC and AOC time constants according to a fifth embodiment
- FIG. 9 is a block diagram illustrating an example of a circuit configuration of an optical receiver according to a sixth embodiment. The figure which shows the structural example of the optical communication system of Embodiment 7.
- FIG. 7 is a block diagram illustrating
- Embodiment 1 First, in the conventional optical receiver, the operation when the switching of the time constant is performed normally and when the switching is not performed normally due to malfunction will be briefly described.
- FIG. 1 is a block diagram illustrating an example of a circuit configuration of a conventional optical receiver 100.
- FIG. 1 is a simplified block diagram of the optical receiver described in FIG. 1 described in Patent Document 2. In FIG. 1, some of the components described in FIG. 1 described in Patent Document 2 are omitted.
- Patent Document 2 it is assumed that an optical receiver 100 to which a time constant switching method is applied is mounted on an OLT and receives an optical signal from an ONU that constitutes an optical communication system together with the OLT.
- the optical receiver 100 performs photocurrent conversion on an optical signal received from the ONU by an APD (Avalanche Photo Diode) 1.
- APD Anavalanche Photo Diode
- the optical receiver 100 receives a packet having a different reception level, converts a current signal from the APD 1 into a voltage signal and outputs the voltage signal, and outputs from a TIA (Trans Impedance Amplifier: TIA) 21.
- TIA Trans Impedance Amplifier
- An AOC 230 for controlling the DC current output from the APD 1 to be drawn by the current source 24 so that the voltage difference between the differential output signals is zero based on the integration result, and the output from the APD 1 And a current source 24 for drawing a current signal.
- the AOC 230 is correctly an automatic offset compensation circuit, that is, an AOC circuit.
- the AOC 230 has an integrator, but is an example, and the present invention is not limited to this.
- the AOC 230 is built in the preamplifier 20, it may be provided outside and is an example, and is not limited thereto.
- the optical receiver 100 shapes the differential output signal output from the SB 22 and outputs the waveform-shaped differential output signal to a CDR (Clock Data Recovery: clock data recovery circuit), etc., not shown.
- LIA31 and SD320 which detects the presence or absence of the differential output signal output from LIA31, and outputs SD signal which shows a detection result are provided.
- the SD 320 is in the amplifier circuit 30 and generates an SD signal based on the differential output signal output from the LIA 31.
- the SD 320 is an example, and the present invention is not limited to this.
- FIG. 2 is a timing chart showing the operation of the conventional optical receiver 100 at the time of packet input.
- FIG. 2 schematically shows an input signal or an output signal of each block assumed in the optical receiver described in Patent Document 2.
- the first stage of FIG. 2 shows a packet input as an optical signal to the APD 1, that is, the input optical signal to the APD 1, and the second stage of FIG. 2 shows an input signal to the TIA 21.
- the third stage of FIG. 2 shows the extraction current drawn by the current source 24, the fourth stage of FIG. 2 shows the SD signal output from the SD 320, and the fifth stage of FIG.
- the positive phase signal of the differential output output from is shown.
- the small time constant that is the first time constant, that is, the short time constant is set as the high speed time constant
- the second time constant that is larger than the high speed time constant is set as the low speed time constant.
- the horizontal axis in FIG. 2 indicates time t.
- the optical receiver 100 shown in FIG. 1 uses a high-speed time constant as the time constant of the AOC 230, that is, the time constant in the integrator of the AOC 230 when the differential output signal output from the LIA 31 is not detected.
- a differential output signal output from the LIA 31 is detected, a low speed time constant is used as the time constant of the AOC 230.
- the AOC 230 integrates the differential output signal from the SB 22, and sets the difference between the differential output signals to 0 based on the integration result.
- the current source 24 is controlled.
- the SD 320 does not detect the differential output signal output from the LIA 31. For this reason, in FIG. 2, when the input of the optical signal is started, the time constant of the AOC 230 is a high-speed time constant, and the current source 24 is controlled at high speed.
- the current source 24 extracts a direct current from the current signal output from the APD 1, so that an offset voltage that is a difference between the differential output signals output from the SB 22 is canceled, that is, compensated. For this reason, the offset voltage which is the difference between the differential output signals input to the LIA 31 is canceled, and the LIA 31 can output a normal waveform with small received waveform distortion.
- the SD 320 After the convergence time T1, which is the time when the AOC convergence control is completed, that is, when the AOC convergence operation is completed, the SD 320 detects the differential output signal output from the LIA 31, and issues the SD signal at time T2. That is, at time T2, the SD signal switches from a value indicating that the differential output signal output from the LIA 31 is not detected to a value indicating that the differential output signal output from the LIA 31 is detected.
- the AOC 230 switches the time constant from the high speed time constant to the low speed time constant based on the SD signal.
- the optical receiver 100 even when noise or fluctuation occurs between packets, or when CID (Consecutive Identity Digit) pattern data in which the same sign bit is continuous is input, the stable AOC 230 The output signal can be maintained, the influence on the offset compensation can be suppressed to the minimum, and a high continuous resistance with the same sign can be realized. With the above operation, the optical receiver 100 can achieve both the high-speed burst reception characteristic and the same code continuous strength.
- FIG. 3 is a timing chart showing the operation of the conventional optical receiver 100 at the time of packet input, and shows the case where the time T2 for issuing the SD signal is earlier than the convergence time T1 for completing the AOC convergence operation.
- FIG. 4 is a block diagram showing an example of the circuit configuration of the optical receiver 10 of the present embodiment. It is assumed that the optical receiver 10 is mounted on the OLT and receives an optical signal from an ONU that constitutes an optical communication system together with the OLT. The optical receiver 10 performs photocurrent conversion on the received optical transmission signal of the ONU, that is, a photocurrent conversion element APD1 that converts an input optical signal into a current signal, and a current signal output from the APD1 as a voltage.
- a preamplifier 2 that converts the signal into a signal and outputs a voltage signal
- an amplifier circuit 3 that shapes the waveform of the voltage signal output from the preamplifier 2 so as to be output to a not-shown subsequent CDR or the like. 4 components having the same functions as those of the optical receiver 100 shown in FIG. 1 are denoted by the same reference numerals as those in FIG.
- the preamplifier 2 is an amplifier that converts the current signal converted by the APD1 into a voltage signal.
- the AOC circuit 23 that controls the current source 24 to draw out the direct current from the APD 1 so that the voltage difference is zero, and the current source 24 that draws out the current signal output from the APD 1.
- the output signal which is the response of the AOC circuit 23 to the differential output signal output from the SB 22 and is a control signal to the current source 24 is monitored, the convergence state of the AOC circuit 23 is detected, and the time constant switching control signal is And a convergence state detection circuit 25 which is a detection circuit for outputting.
- the AOC circuit 23 is abbreviated as AOC23.
- the AOC 23 In the preamplifier 2, the AOC 23 generates the control signal based on the differential output signal output from the SB 22 and draws the direct current from the APD 1 by the current source 24.
- this is an example. It is not limited.
- the present embodiment is applied to an AOC method in an offset compensation method other than a method in which a direct current is drawn by a current source 24 such as a method in which a linear amplifier is provided at the subsequent stage of the SB 22 and offset compensation is performed by the linear amplifier
- the form of time constant switching control can also be applied.
- the AOC 23 can switch a time constant, detects an offset voltage between differential output signals output from the TIA 21, and performs an offset compensation circuit that performs control for compensating the offset voltage based on the detected offset voltage. It is.
- the AOC 230 has an integrator, but is an example, and the present invention is not limited to this.
- the amplifier circuit 3 includes a LIA 31 that is a second amplifier that shapes the differential output signal output from the preamplifier 2 and an SD 32 that detects the presence or absence of the differential output signal output from the LIA 31. Note that the SD 32 may not be provided.
- the SD 32 is in the amplifier circuit 3 and generates an SD signal based on the differential output signal output from the LIA 31.
- the SD 32 is an example, and the present invention is not limited to this.
- the SD signal emitted from the SD 320 of the amplifier circuit 30 is used for switching the time constant of the AOC 230.
- the time constant of the AOC circuit is switched using the pulse detection result of the pulse detection circuit.
- the optical receiver 10 according to the present embodiment is configured to monitor the output signal of the AOC 23 and switch the time constant of the AOC 23 using the output signal of the convergence state detection circuit 25 that detects the convergence state of the AOC 23 as a trigger. It is said.
- the AOC 23 and the convergence state detection circuit 25 are built in the preamplifier 2 in FIG. 4, but are only examples, and may be built in the amplification circuit 3, and the preamplifier 2 and the amplification circuit 3 It may be provided outside.
- FIG. 5 is a timing chart for explaining the time constant switching operation of the optical receiver 10 of the present embodiment.
- Input optical signal to APD 1, input signal to preamplifier 2, extraction current extracted by current source 24, time constant switching control signal output from convergence state detection circuit 25, and positive phase signal of differential output of LIA 31 Is shown in time series.
- the first stage of FIG. 5 shows a packet input as an optical signal to the APD 1, that is, the input optical signal to the APD 1, and the second stage of FIG. 5 shows an input signal to the TIA 21. Further, the third stage of FIG. 5 shows a drawing current drawn by the current source 24, the fourth stage of FIG.
- FIG. 5 shows a time constant switching control signal output from the convergence state detection circuit 25, and FIG. In the fifth row, a positive-phase signal of differential output output from the LIA 31 is shown.
- the small time constant that is the first time constant, that is, the short time constant is set as the high speed time constant
- the second time constant that is larger than the high speed time constant is set as the low speed time constant.
- the horizontal axis in FIG. 5 indicates time t. Note that ⁇ T shown in FIG. 5 will be described together with the detailed description of the convergence state detection circuit 25 described later.
- the AOC 23 When an optical signal having a preamble and payload output to the current source 24 is input to the APD 1, the AOC 23 integrates the differential output signals output from the SB 22, and compares the integration results to zero. Thus, the current source 24 is controlled. By controlling the AOC 23, the current source 24 extracts the direct current of the current signal output from the APD 1, so that the offset voltage, which is the difference between the differential output signals output from the SB 22, is cancelled. For this reason, the offset voltage which is the difference between the differential output signals input to the LIA 31 is canceled, and the LIA 31 can output a normal waveform with small received waveform distortion.
- the convergence state detection circuit 25 sets the time constant of the AOC 25 to the low speed time constant when the fluctuation of the output signal output from the AOC 23 is not detected. For this reason, before the optical signal is input, the time constant of the AOC 23 is a low-speed time constant.
- the switching of the time constant of the AOC 23 is controlled by the time constant switching control signal.
- the AOC 23 sets the time constant to the high speed time constant when the time constant switching control signal is LOW, and sets the time constant to the low speed time constant when the time constant switching control signal is HIGH.
- the time constant switching control signal is not limited to the above-described example as long as it can determine whether to instruct the setting of the low speed time constant or the high speed time constant.
- the AOC 23 may set the time constant to a high speed time constant when the time constant switching control signal is HIGH, and may set the time constant to a low speed time constant when the time constant switching control signal is LOW.
- FIG. 6 is a diagram illustrating a configuration example of the AOC 23 according to the present embodiment.
- the AOC 23 extracts the difference between the resistors 231 and 232 constituting each integrator that generates the average value of the differential output signal, the capacitor 233, and the average value generated by each integrator.
- a control circuit unit 235 that generates a control signal for controlling the current source 24, and a time constant changeover switch unit that is connected in parallel with the resistor 231 and switches the time constant of each integrator based on the signal from the convergence state detection circuit 25. 234.
- the differential output signals output from the SB 22 are input to each integrator.
- the resistors 231 and 232 may have the same value or different values.
- the output terminal of the convergence state detection circuit 25 is connected to each time constant changeover switch unit 234 of the AOC 23, and the switch is turned ON / OFF according to the output. For example, when the output of the convergence state detection circuit 25, that is, the time constant switching control signal is LOW, the time constant switching switch unit 234 is turned on, and a short state is established. Further, when the output of the convergence state detection circuit 25, that is, the time constant switching control signal is HIGH, the time constant switching switch unit 234 is turned OFF and is opened.
- the internal time constant switching switch unit 234 is turned on and is in a short state, so that the resistor 231 is short-circuited. This state becomes a high-speed time constant.
- the time constant changeover switch unit 234 is turned OFF and is in an open state. Since the time constant can be derived by the product of the resistor 231, the resistor 232, and the capacitor 233, the time constant becomes larger and becomes a low-speed time constant than when the time constant changeover switch unit 234 is ON, that is, in a short state. With this operation, the AOC 23 can switch the time constant.
- AOC23 shown in FIG. 6 is an example, and is not limited to this.
- the time constant switching method shown in FIG. 6 is an example, and the present invention is not limited to this.
- the time constant of the AOC 23 becomes a high-speed time constant. Specifically, immediately after the preamble input which is the head part of the input optical signal to the APD 1 is input, the differential output signal of the SB 22 of the preamplifier 2 changes, and the AOC 23 starts operation. 25 detects the output signal of the AOC 23 and switches the value of the output time constant switching control signal from the value indicating the low speed time constant to the value indicating the high speed time constant. Specifically, in the example of FIG. 5, the time constant switching control signal is switched from HIGH to LOW. The AOC 23 switches the time constant to the high speed time constant based on the time constant switching control signal.
- the output signal of the AOC 23 detected when an optical signal is input to the APD 1 is an output signal in a state where the AOC 23 is in a transient response state and the voltage value of the output signal output from the AOC 23 is changing.
- the convergence state detection circuit 25 ends the transient response state of the AOC 23 and is output from the AOC 23.
- the output signal is converged to a constant voltage value, and the output is switched from LOW to HIGH at time T3 that is the same as or later than the convergence time T1.
- the AOC 23 receives a HIGH time constant switching control signal from the convergence state detection circuit 25, and switches the time constant from the high speed time constant to the low speed time constant.
- the convergence time T1 is a time at which the control of the AOC 23 converges.
- the convergence of the control of the AOC 23 means that the control amount instructed from the AOC 23 to the current source 24, that is, the amount of the extraction current is equal to or less than the threshold value. Specifically, the output signal output from the AOC 23 is equal to or less than a threshold value.
- the time constant is switched by an external signal from the SD 320 of the amplifier circuit 30 independent of the AOC 230, whereas in the present embodiment, the optical receiver 10 is synchronized with the AOC 23.
- the output signal of the convergence state detection circuit 25 is used as a time constant switching control signal.
- the time from the start of control of the AOC 23 to convergence is not constant because it depends on manufacturing variations, influence of circuit temperature, power supply voltage fluctuation, and the like.
- the time constant is switched by an external signal from the SD 320 without considering the AOC convergence state. Therefore, before the AOC control converges depending on the manufacturing variation, the influence of the circuit temperature, and the power supply voltage fluctuation. Time constant switching may occur.
- the optical receiver 10 uses the output signal of the convergence state detection circuit 25 synchronized with the AOC 23 as the time constant switching control signal.
- the time constant can be switched after completion of AOC convergence without depending on fluctuations and the like, and a normal received waveform with small waveform distortion can be realized stably.
- the convergence state detection circuit 25 generates and outputs a time constant switching control signal. Specifically, the convergence state detection circuit 25 generates a signal indicating a voltage difference between the AOC output signal and a signal obtained by delaying the AOC output signal by a specified time, and the generated signal exceeds the first threshold value or the first threshold value.
- the time constant switching control signal is set to LOW indicating that the time constant switching control signal is set to the high-speed time constant when it is less than the second threshold smaller than the threshold of 1.
- the convergence state detection circuit 25 detects when the signal indicating the voltage difference between the AOC output signal and the signal obtained by delaying the AOC output signal by a predetermined time is equal to or smaller than the first threshold and equal to or larger than the second threshold. It is set to HIGH indicating that the constant switching control signal is set to the low speed time constant.
- FIG. 7 is a block diagram showing an example of the circuit configuration of the convergence state detection circuit 25 of the present embodiment.
- the convergence state detection circuit 25 detects the completion of convergence of the AOC 23 based on the AOC output signal, and then outputs a time constant switching control signal for switching the time constant of the AOC 23 from the high speed time constant to the low speed time constant to the AOC 23.
- the convergence state detection circuit 25 can be configured by a high gain amplifier 251 that amplifies a difference between an output signal output from the AOC 23, that is, an AOC output signal and a delay signal output from a delay circuit 252 described later, and a resistor and a capacitor.
- a delay circuit 252 that delays the AOC output signal input to the convergence state detection circuit 25 by a predetermined time ⁇ T to generate a delay signal, and a first voltage that generates a constant voltage of the reference voltage Vref1, that is, a first threshold voltage.
- a reference voltage source 253 that is a reference voltage source of the second reference voltage
- a hysteresis comparator 254 that is a first hysteresis comparator
- a reference voltage source that is a second reference voltage source that generates a constant voltage of the reference voltage Vref2, that is, a second threshold voltage.
- FIG. 8 shows an input optical signal to the APD 1, an AOC output signal that is an input signal to the high gain amplifier 251, a delay circuit output signal that is an output signal from the delay circuit 252, that is, a delay signal, and inputs to the hysteresis comparators 254 and 256.
- the relationship among the output signal of the high gain amplifier 251, the output signal of the hysteresis comparator 254, the output signal of the hysteresis comparator 256, and the time constant switching control signal output from the AND circuit 257 is shown in time series. .
- the input AOC output signal is branched into two paths, one AOC output signal is directly input to the positive phase input terminal of the high gain amplifier 251, and the other AOC output signal is delayed by the delay circuit 252.
- the signal delayed by ⁇ T is input to the negative phase input terminal of the high gain amplifier 251 as a delayed signal.
- the high gain amplifier 251 outputs a signal obtained by amplifying the difference between the positive phase input terminal voltage and the negative phase input terminal voltage, that is, the differential voltage. That is, a signal indicating a voltage difference between the AOC output signal input to the convergence state detection circuit 25 and a delayed signal obtained by delaying the AOC output signal by ⁇ T is generated and output.
- a signal indicating a voltage difference between the AOC output signal input to the convergence state detection circuit 25 and a delayed signal obtained by delaying the AOC output signal by ⁇ T is generated and output.
- the high gain amplifier 251 outputs the amplified signal to the negative phase input terminal of the hysteresis comparator 254 and the positive phase input terminal of the hysteresis comparator 256.
- the voltage output from the high gain amplifier 251 when the difference voltage between the positive phase input terminal voltage and the negative phase input terminal voltage is 0 is obtained as the voltage center value Vc.
- the high gain amplifier 251 sets a value lower than the voltage center value Vc, and when the positive phase input terminal voltage is lower than the negative phase input terminal voltage.
- a value higher than the voltage center value Vc is output.
- the voltage center value Vc may be obtained by measurement, or a design value or the like may be used.
- the reference voltages Vref1 and Vref2 are voltages serving as a first threshold voltage and a second threshold voltage used for determining whether or not there is a change in the AOC output signal.
- the reference voltage Vref1 is higher than the voltage center value Vc, and the reference voltage Vref2 is lower than the voltage center value Vc.
- the convergence state detection circuit 25 determines that there is no change in the AOC output signal when the voltage difference between the AOC output signal and the delay circuit output signal obtained by delaying the AOC output signal by ⁇ T is not less than Vref2 and not more than Vref1, If it is less than Vref2 or exceeds Vref1, it is determined that there is a change in the AOC output signal.
- the hysteresis comparator 254 compares the reference voltage Vref1 generated by the reference voltage source 253 input to the positive phase input terminal with the voltage of the output signal of the high gain amplifier 251 input to the negative phase input terminal.
- the reference voltage Vref1 is higher than the voltage center value Vc of the high gain amplifier 251 and lower than the maximum voltage in the voltage range that can be output by the high gain amplifier 251.
- the hysteresis comparator 254 outputs LOW when the output signal voltage of the high gain amplifier 251 is higher than the reference voltage Vref1, and outputs HIGH in other cases. In other words, the hysteresis comparator 254 determines whether or not the output signal voltage of the high gain amplifier 251 is higher than the reference voltage Vref1, and outputs a determination result.
- the hysteresis comparator 256 compares the output signal voltage of the high gain amplifier 251 input to the positive phase input terminal with the reference voltage Vref2 generated by the reference voltage source 255 input to the negative phase input terminal.
- the reference voltage Vref2 is lower than the voltage center value Vc of the high gain amplifier 251 and higher than the minimum voltage in the voltage range that can be output by the high gain amplifier 251.
- the hysteresis comparator 256 outputs LOW when the output signal voltage of the high gain amplifier 251 is lower than the reference voltage Vref2, and HIGH otherwise. In other words, the hysteresis comparator 256 determines whether or not the output signal voltage of the high gain amplifier 251 is lower than the reference voltage Vref2, and outputs a determination result.
- the hysteresis comparator 256 can detect a change in the negative direction, that is, a change in which the voltage of the delay circuit output signal obtained by delaying the AOC output signal by ⁇ T is lower than that of the AOC output signal.
- the hysteresis comparator 254 can detect a change in the positive direction, that is, a change in the voltage of the delay circuit output signal obtained by delaying the AOC output signal by ⁇ T from the AOC output signal.
- Each of the hysteresis comparators 254 and 256 outputs LOW when detecting a change in the AOC output signal, and outputs HIGH when detecting no change in the AOC output signal, that is, no change in the AOC output signal.
- the AND circuit 257 performs an AND operation of the two signals when the signals are input from the hysteresis comparators 254 and 256, that is, a section where the AOC output signal is changed by performing an AND operation, that is, an AOC. It is possible to detect a section obtained by combining the operation section and ⁇ T. As shown in FIG. 8, the AND circuit 257 sets the time constant of the AOC 23 for the time constant switching control signal output from the convergence state detection circuit 25 when both the outputs from the two hysteresis comparators 254 and 256 are HIGH.
- a HIGH signal indicating that the low-speed time constant is set is output, and when one of the outputs from the two hysteresis comparators 254 and 256 is LOW, the AOC operation period is set, and therefore the time constant of the AOC 23 is set as the high-speed time constant.
- a LOW signal indicating this is output. That is, the AND circuit 257 that is an arithmetic circuit has a high determination result output from the hysteresis comparator 256 when the determination result output from the hysteresis comparator 254 indicates that the voltage of the output signal of the high gain amplifier 251 is higher than Vref1.
- a first value indicating that a high-speed time constant is indicated, that is, a LOW time constant switching control signal is output in this example.
- the AND circuit 257 indicates that the determination result output from the hysteresis comparator 254 indicates that the voltage of the output signal of the high gain amplifier 251 is equal to or lower than Vref1, and the determination result output from the second hysteresis comparator 256 is high gain.
- a second value indicating that the low speed time constant is indicated, in this example, a HIGH time constant switching control signal is output.
- the time constant of the AOC 23 when the value of the time constant switching control signal is LOW, the time constant of the AOC 23 is a high speed time constant, and when the value of the time constant switching control signal is HIGH, the time constant of the AOC 23 is a low speed time constant.
- the time constant of the AOC 23 when the value of the time constant switching control signal is HIGH, the time constant of the AOC 23 may be a high speed time constant, and when the value of the time constant switching control signal is LOW, the time constant of the AOC 23 may be a low speed time constant.
- the convergence state detection circuit 25 outputs HIGH when detecting a change in the AOC output signal, and outputs LOW when detecting that there is no change in the AOC output signal.
- the AND circuit 257 may be replaced with a NAND circuit, or HIGH is selected when a circuit configuration other than the AND circuit 257 in the convergence state detection circuit 25 is changed and a change in the AOC output signal is detected. LOW may be output when it is detected that there is no change in the AOC output signal. That is, the convergence state detection circuit 25 is not limited to the configuration example of FIG. 7, and compares the difference between the AOC output signal and a signal obtained by delaying the AOC output signal with a threshold value to determine whether the AOC output signal has changed. Any configuration can be used as long as it can output the signal shown.
- the AOC 23 uses the output signal of the convergence state detection circuit 25 synchronized with the AOC 23 as the time constant switching control signal. This makes it possible to switch the time constant after completion of AOC convergence without depending on manufacturing variations, circuit temperature effects, power supply voltage fluctuations, etc., and to realize a stable received waveform with small waveform distortion. It becomes.
- the operation of switching the time constant of the AOC 23 has been described.
- this is an example, and the present invention is not limited to this.
- the optical receiver includes an AGC having a time constant switching function instead of the AOC 23
- the AGC time constant can be switched after the AGC convergence is completed, as in the present embodiment.
- Embodiment 2 an optical receiver capable of inputting a reset signal to the AOC and the current source will be described.
- FIG. 9 is a block diagram showing an example of the circuit configuration of the optical receiver 10a of the present embodiment.
- the optical receiver 10a is mounted on the OLT and is assumed to receive an optical signal from an ONU that constitutes an optical communication system together with the OLT.
- the optical receiver 10 a includes an APD 1, a preamplifier 2 a that converts a current signal converted by the APD 1 into a voltage signal and outputs a voltage signal, and an amplifier circuit 3.
- the preamplifier 2a differs from the preamplifier 2 of the first embodiment in that the preamplifier 2a includes an AOC 23a and a current source 24a that require external reset signal supply instead of the AOC 23 and the current source 24.
- a reset signal may be input between packets, that is, burst signals, in order to initialize a capacitive element or the like used for control in the optical receiver.
- a configuration and operation in the case where a reset signal is input from the outside and the control amount of the AOC 23a, that is, the extraction current is initialized by the reset signal will be described.
- the AOC 23a and the convergence state detection circuit 25 are built in the preamplifier 2a in FIG. 9, but are only an example, and may be built in the amplification circuit 3, and the preamplifier 2a and the amplification circuit 3 It may be provided outside.
- differences from the first embodiment will be described.
- the configuration and operation of the present embodiment other than those described below are the same as those of the first embodiment.
- FIG. 10 is a timing chart for explaining the time constant switching operation of the optical receiver 10a of the present embodiment.
- the optical receiver 10a of the present embodiment is configured such that when a reset signal is input from the outside, the output signal of the AOC 23a and the current source 24a. The drawing current is initialized.
- the optical receiver 10a is not affected by the information of the packet input immediately before when the packet which is an optical signal is input, so that a faster response to the burst signal is possible.
- a normal reception waveform with stable and small waveform distortion can be obtained by controlling time constant switching in synchronization with the AOC 23a using the convergence state detection circuit 25. Can be realized.
- the AOC 23a when the AOC 23a is initialized by the input of the reset signal, the AOC 23a responds to the reset signal, and as a result, the output signal from the AOC 23a changes. Since the output signal of the AOC 23a changes, the convergence state detection circuit 25 operates. That is, as shown in FIG. 10, the AOC 23a is instructed to be reset by a reset signal before a packet, that is, an optical signal is input to the APD 1.
- FIG. 10 shows an example in which reset is instructed when the reset signal changes from LOW to HIGH.
- the AOC 23a sets the control amount instructed by the AOC output signal, that is, the drawing current to an initial value.
- the convergence state detection circuit 25 detects that the AOC output signal has changed, and the time constant of the AOC 23a is changed from the low speed time constant to the high speed by the time constant switching control signal. Instruct to switch to time constant.
- FIG. 11 is a timing chart for explaining the operation of each component of the convergence state detection circuit 25 of the present embodiment.
- 11 shows an input optical signal to the APD 1, a reset signal, an output signal of the AOC 23 a that is an input signal to the high gain amplifier 251, an output signal of the delay circuit 252, and a high gain amplifier that is an input signal to the hysteresis comparators 254 and 256.
- the relationship between the output signal of 251, the output signal of the hysteresis comparator 254, the output signal of the hysteresis comparator 256, and the time constant switching control signal output from the AND circuit 257 is shown in time series.
- 10 and 11 assume that the reset signal is input immediately before reception of the preamble, but this is an example, and for example, the reset signal may be input in the preamble, and is not limited. Absent.
- the convergence state detection circuit 25 switches the time constant switching control signal from the low-speed time constant to the high-speed time constant when detecting a change in the AOC output signal, as in the first embodiment.
- the signal from APD1 does not change from when the reset signal is input to AOC 23a until the packet is input to APD1. Therefore, when ⁇ T elapses after the reset signal is input to the AOC 23a, the difference between the AOC output signal and the signal obtained by delaying the AOC output signal by ⁇ T is between Vref2 and Vref1. For this reason, the time constant switching control signal output from the convergence state detection circuit 25 is switched from a value indicating the high speed time constant to a value indicating the low speed time constant.
- the convergence state detection circuit 25 switches the time constant switching control signal to be output once from the low speed time constant to the high speed time constant according to the change in the output signal voltage of the AOC 23a due to the reset signal input. Thereafter, when there is no input of an operation target packet in the AOC 23a, the convergence state detection circuit 25 determines that there is no change in the output signal voltage of the AOC 23a and switches the output time constant switching control signal from the high speed time constant to the low speed time constant. . Thus, the reset signal sets the AOC 23a to the high speed time constant during a period when there is no packet input. However, since the time constant of the AOC 23a is switched to the low speed time constant before the next packet input, The operation after the start of input is the same as in the first embodiment. In addition, the time period during which the AOC 23a is set to the high-speed time constant during a period when there is no packet input is short, and there is little deterioration of the same sign continuous strength.
- the convergence state detection circuit 25 when there is no input of a packet for operating the AOC 23a, the convergence state detection circuit 25 once switches the time constant switching control signal from the low-speed time constant to the high-speed time constant. It is configured to switch to a constant and prepare for packet input. Therefore, the optical receiver 10a that requires a reset signal can be applied to the same operation as in the first embodiment. Even when the reset signal is input during reception of the preamble, the convergence state detection circuit 25 sets LOW indicating that the output of the time constant switching control signal is set to the high-speed time constant until the convergence of the AOC 23a is completed. When the completion of the convergence of the AOC 23a is detected, switching from LOW indicating that the output of the time constant switching control signal is set to the high speed time constant to HIGH indicating that the output is set to the low speed time constant is not a problem.
- the packet is input and the AOC 23a starts the AOC convergence operation, it is possible to switch from the low speed time constant to the high speed time constant, and after the completion of the AOC convergence, it is possible to switch from the high speed time constant to the low speed time constant.
- the optical receiver includes an AGC having a time constant switching function instead of the AOC 23a, and in the configuration in which the AGC is initialized by inputting a reset signal from the outside, the AGC is completed after the AGC convergence is completed, as in the present embodiment.
- the time constant can be switched.
- Embodiment 3 FIG. In the present embodiment, a case will be described in which an SD signal is input to the convergence state detection circuit in addition to the AOC output signal, and the time constant is switched in synchronization with the SD signal.
- FIG. 12 is a block diagram illustrating an example of a circuit configuration of the optical receiver 10b according to the present embodiment.
- the optical receiver 10b is mounted on the OLT and is assumed to receive an optical signal from an ONU that constitutes an optical communication system together with the OLT.
- the optical receiver 10b shapes the waveform of the APD1, the preamplifier 2b that converts the current signal converted by the APD1 into a voltage signal and outputs the voltage signal, and the differential output signal output from the preamplifier 2b.
- an amplifier circuit 3b is provided with a convergence state detection circuit 25b, which is a detection circuit that receives the SD signal from the SD32b together with the output signal of the AOC 23, instead of the convergence state detection circuit 25. Different from 2.
- the amplifier circuit 3b includes an SD 32b that detects the presence or absence of a differential output signal from the LIA 31 that is the second amplifier of the amplifier circuit 3b and emits the SD signal to the convergence state detection circuit 25b instead of the SD 32.
- the SD 32b outputs an SD signal that becomes HIGH when there is a differential output signal and becomes LOW when there is no differential output signal.
- the synchronization target of the convergence state detection circuit 25b is an SD signal, but this is an example, and the present invention is not limited to this. Further, although the AOC 23 and the convergence state detection circuit 25b are built in the preamplifier 2b in FIG.
- the SD 32b is built in the amplifier circuit 3b in FIG. 12, it is an example and may be provided outside the amplifier circuit 3b.
- the SD signal is generated based on the differential output signal output from the LIA 31, but this is an example and the present invention is not limited to this.
- differences from the first embodiment will be described. The configuration and operation of the present embodiment other than those described below are the same as those of the first embodiment.
- FIG. 13 is a block diagram showing an example of the circuit configuration of the convergence state detection circuit 25b of the present embodiment.
- the convergence state detection circuit 25b receives the same convergence state detection circuit 25 as in the first embodiment, the output signal of the convergence state detection circuit 25 and the SD signal emitted from the SD 32b, and takes an AND to control the time constant switching of the AOC 23. And an AND circuit 26 for generating a signal.
- the configuration of the convergence state detection circuit 25b shown in FIG. 13 is an example, and the present invention is not limited to this.
- FIG. 14 is a timing chart for explaining the operation of the convergence state detection circuit 25b of the present embodiment.
- the relationship between the input optical signal to the APD 1, the output signal of the convergence state detection circuit 25, the SD signal output from the SD 32 b, and the time constant switching control signal output from the AND circuit 26 is shown in time series.
- the AND circuit 26 ANDs the output signal of the convergence state detection circuit 25 with the SD signal, so that both the output signal of the convergence state detection circuit 25 and the SD signal become HIGH.
- the low-speed time constant is set only when the AOC output signal is not detected, that is, when the change in the AOC output signal is not detected, that is, when the convergence completion is detected and the SD signal is a value indicating that there is a differential output signal output from the LIA 31. It becomes possible.
- the AND circuit 26 outputs LOW when the time constant is high, and outputs HIGH when the time constant is low.
- the AOC convergence completion timing and the SD emission timing that is, the timing at which the SD signal is switched from the value indicating that there is no differential output signal output from the LIA 31 to the value indicating that the signal is present. It is possible to switch the time constant after both are completed, and by controlling the time constant switching in synchronization with the AOC 23 and SD 32b, it is possible to stably realize a normal received waveform with small waveform distortion. .
- the convergence state detection circuit 25b outputs LOW when the time constant is high, and outputs HIGH when the time constant is low, but this is only an example. It is possible to output HIGH, output LOW when the time constant is low, and use a NAND circuit to generate it.
- the present invention is not limited to this.
- the optical receiver 10b uses not only the AOC output signal but also the output signal of the convergence state detection circuit synchronized with the SD signal as the time constant switching control signal. It was. As a result, it is possible to switch from the high-speed time constant to the low-speed time constant after the completion of the AOC convergence and the SD signal generation, and it is possible to stably realize a normal received waveform with small waveform distortion.
- the case where the SD signal is used has been described. However, this is only an example, and other signals similar to the SD signal such as the output signal of the SB22, that is, the packet is input to the APD 1 instead of the SD signal. Other signals that can be detected can also be used.
- the operation of switching the time constant of the AOC 23 has been described.
- the optical receiver includes an AGC having a time constant switching function instead of the AOC 23
- the AGC time constant after completion of AGC convergence and completion of signal generation similar to the SD signal or SD signal, as in the present embodiment. Can be switched.
- the reset signal is not input from the outside.
- the time constant switching operation of the present embodiment is applied. You can also In the present embodiment, since a change in the AOC output signal is not detected and the SD signal is a value indicating that there is a differential output signal output from the LIA 31, the low-speed time constant is used, and therefore a reset signal is input. However, if no packet is input, the high-speed time constant remains, and the time constant switching operation is similar to the example shown in FIG.
- Embodiment 4 FIG. In this embodiment, a case where a circuit configuration including AOC and AGC is used will be described.
- FIG. 15 is a block diagram illustrating an example of a circuit configuration of the optical receiver 10c according to the present embodiment.
- the optical receiver 10c is mounted on the OLT and is assumed to receive an optical signal from an ONU that constitutes an optical communication system together with the OLT.
- the optical receiver 10c shapes the waveform of the APD1, the preamplifier 2c that converts the current signal converted by the APD1 into a voltage signal and outputs the voltage signal, and the differential output signal output from the preamplifier 2c. And an amplifier circuit 3c.
- the preamplifier 2c detects the received light level of the input optical signal from the output signal of the TIA 21 with respect to the preamplifier 2 of the first embodiment, generates a control signal based on the detection level, and is parallel to the feedback resistor of the TIA 21.
- the AGC 27 is added to control the variable gain 271 connected to the TIA 21 to control the conversion gain of the TIA 21 to an appropriate value.
- the preamplifier 2c is a linear amplifier that can compensate the input offset voltage by the control signal of the AOC 23c that detects the offset voltage of the differential output signal of the SB 22 with respect to the preamplifier 2 of the first embodiment. Has also been added.
- the preamplifier 2c includes an AOC 23c and a convergence state detection circuit 25c instead of the AOC 23 and the convergence state detection circuit 25 of the first embodiment.
- the AGC 27 is an automatic gain control circuit that automatically adjusts the conversion gain of the TIA 21.
- the AOC 23c has the same configuration as the AOC 23 of the first embodiment, and switches the time constant based on the time constant switching control signal.
- the convergence state detection circuit 25c which is a detection circuit, is a response of the AGC 27 to the TIA 21 and an output signal from the AGC 27 that is a control signal to the TIA 21, and a response of the AOC 23c to the output signal from the SB 22.
- An AOC output signal which is a control signal to the BUF 28, is input to detect the convergence state of the two signals and perform control to switch the time constant of the AOC 23c.
- the convergence state detection circuit 25c detects a change between the output signal from the AGC 27 and the output signal from the AOC 23c that is a response of the AOC 23c to the output signal from the SB 22 and is a control signal to the BUF 28. It is detected whether both signals are unchanged, that is, whether the convergence of compensation and the convergence of adjustment are completed.
- the convergence state detection circuit 25c outputs a time constant switching control signal indicating a low speed time constant when both signals are not changed.
- the convergence state detection circuit 25c outputs a time constant switching control signal indicating a high-speed time constant when at least one of both signals is changed.
- the AOC 23c and the AGC 27 are configured to require a reset signal input from the outside, but are not limited thereto.
- the AOC 23c, the AGC 27, and the convergence state detection circuit 25c are incorporated in the preamplifier 2c in FIG. 15, but are only examples, and may be incorporated in the amplifier circuit 3c. It may be provided outside the circuit 3c.
- the amplifier circuit 3c is different from the amplifier circuit 3 according to the first embodiment in that the SD circuit 32 is not provided.
- the amplifier circuit 3c may be provided with the SD32 similarly to the first embodiment, and is an example, and is not limited thereto. is not.
- the circuit configuration of the optical receiver 10c is not limited to the configuration shown in FIG.
- FIG. 16 is a timing chart for explaining the time constant switching operation of the optical receiver 10c of the present embodiment.
- FIG. 16 shows an input optical signal to the APD 1, a reset signal, an output signal from the TIA 21, an output signal from the AGC 27, a differential output signal from the BUF 28, an output signal from the AOC 23 c, a time constant switching control signal output from the convergence state detection circuit 25 c, And the relationship about the differential output signal of LIA31 is shown in time series.
- the output signals of the AOC 23c and AGC 27 are initialized.
- the convergence state detection circuit 25c detects a change in the output signal due to the initialization of the AOC 23c and the AGC 27, the convergence state detection circuit 25c once switches from the low speed time constant to the high speed time constant. Switch to time constant. For this reason, the period of the high-speed time constant without a packet input is short and does not affect the subsequent operation.
- the reset signal is input immediately before the input of the preamble, that is, the reset signal has a value instructing the reset immediately before the input of the preamble.
- the timing at which the reset signal is input is an example. However, the present invention is not limited to the timing shown in FIG.
- the AOC 23c and the AGC 27 start control operations.
- the convergence state detection circuit 25c detects the convergence of the AOC 23c and AGC 27 based on the change in the output signals from the AOC 23c and AGC 27, it switches the time constant switching control signal from HIGH indicating the low speed time constant to LOW indicating the high speed time constant. Output.
- AOC 23c and AGC 27 since the circuits of AOC 23c and AGC 27 are independent from each other, AOC 23c and AGC 27 have different time required for completion of convergence depending on conditions such as the circuit configuration of AOC 23c and AGC 27, the light reception level, and the offset amount.
- FIG. 16 shows a case where the convergence completion time T4 of the AOC 23c is earlier than the convergence completion time T5 of the AGC 27.
- the AOC 23c compensates for the offset of the output signal of the TIA 21 that has completed the AGC convergence and has an appropriate output amplitude. Can realize a simple received waveform.
- the output amplitude of the TIA 21 is changed by the control of the AGC 27 after the completion of the AOC convergence. An offset occurs between the output signals, and the waveform distortion of the optical receiver 10c increases.
- the convergence state detection circuit 25c detects the convergence state based on the output signals of both the AOC 23c and the AGC 27, and switches the time constant of the AOC 23c after the convergence is completed. Thus, it is possible to stably realize a normal received waveform with small waveform distortion.
- FIG. 17 is a block diagram illustrating an example of the circuit configuration of the convergence state detection circuit 25c of the present embodiment.
- the convergence state detection circuit 25c is a convergence state detection circuit similar to that of the first embodiment.
- the convergence state detection circuit 25, which is the first circuit, and a second circuit that detects the convergence state of the AGC 27 based on the output signal of the AGC 27.
- a convergence state detection circuit 29, and an AND circuit 26c that takes the output signal of the convergence state detection circuit 25 and the output signal of the convergence state detection circuit 29 as inputs and generates a time constant switching control signal of the AOC 23c. .
- the convergence state detection circuit 29 has the same configuration as the convergence state detection circuit 25 described in the first embodiment, and receives an output signal output from the AGC 27 instead of the AOC output signal. That is, the convergence state detection circuit 29 has the same configuration as the convergence state detection circuit 25d of the sixth embodiment described later, and the input is an output signal output from the AGC 27. Thereby, the convergence state detection circuit 29 detects a change in the output signal output from the AGC 27. The convergence state detection circuit 29 outputs LOW when the output signal output from the AGC 27 is changed, and outputs HIGH when the output signal output from the AGC 27 is not changed.
- the AND circuit 26c is HIGH, that is, a time constant having a value indicating a low-speed time constant when a change is not detected in both the AOC output signal and the output signal output from the AGC 27, that is, when the convergence of the AOC 23c and the AGC 27 is completed.
- a switching control signal is output.
- the configuration of the convergence state detection circuit 25c shown in FIG. 17 is an example, and the present invention is not limited to this.
- FIG. 18 is a timing chart for explaining the operation of the convergence state detection circuit 25c when the convergence completion time T4 of the AOC 23c is earlier than the convergence completion time T5 of the AGC 27.
- the relationship among the output signal of the AGC 27, the output signal of the convergence state detection circuit 29, the output signal of the AOC 23c, the output signal of the convergence state detection circuit 25, and the time constant switching control signal output from the AND circuit 26c is shown in time series. Is.
- the convergence state detection circuit 25 has a timing of the convergence completion time T4 + ⁇ T that is earlier than the convergence state detection circuit 29. Become HIGH.
- the time constant switching control signal of the AOC 23c is set to HIGH when both become HIGH. The AOC 23c maintains a high-speed time constant even if the convergence is completed before the AGC 27.
- the convergence state detection circuit 25c switches the time constant of the AOC 23c from the high speed time constant to the low speed time constant by the time constant switching control signal at the convergence completion time T5 + ⁇ T when the convergence of the AGC 27 is completed.
- FIG. 19 is a timing chart for explaining the operation of the convergence state detection circuit 25c when the convergence completion time T4 of the AOC 23c is later than the convergence completion time T5 of the AGC 27.
- the relationship among the output signal of the AGC 27, the output signal of the convergence state detection circuit 29, the output signal of the AOC 23c, the output signal of the convergence state detection circuit 25, and the time constant switching control signal output from the AND circuit 26c is shown in time series. Is.
- the convergence completion time T4 of the AOC 23c is later than the convergence completion time T5 of the AGC 27, the output signal of the convergence state detection circuit 29 is earlier than the output signal of the convergence state detection circuit 25. It becomes HIGH at the timing of convergence completion time T5 + ⁇ T.
- the convergence state detection circuit 25c outputs a time constant switching control signal indicating a high-speed time constant until the AOC 23c completes the convergence.
- the convergence state detection circuit 25c switches the time constant of the AOC 23c from the high speed time constant to the low speed time constant by the time constant switching control signal at the convergence completion time T4 + ⁇ T after the convergence of both the AOC 23c and the AGC 27 is completed.
- the amplifier circuit 3b is provided instead of the amplifier circuit 3c, and the SD signal is further input from the SD 32b in the convergence state detection circuit 25c, and the time constant is controlled in synchronization with the SD signal as in the third embodiment. It is also possible to do this.
- the convergence state detection circuit 25c further includes an AND circuit that receives the output signal of the AND circuit 26c and the SD signal and takes an AND to generate a time constant switching control signal.
- control for switching the time constant of the AOC 23c based on the convergence state of the AOC 23c and the AGC 27 has been described.
- the present invention is not limited to this. Control of switching the time constant of AGC 27 may be performed based on the convergence state of AOC 23c and AGC 27, or control of switching the time constant of both AOC 23c and AGC 27 may be performed based on the convergence state of AOC 23c and AGC 27. Good.
- the output signal of the convergence state detection circuit 25c synchronized with not only the AOC 23c but also the AGC 27 is used as the time constant switching control signal. It was. As a result, after both AOC convergence and AGC convergence are completed, it is possible to switch from the low-speed time constant to the high-speed time constant, and it is possible to stably realize a normal received waveform with small waveform distortion.
- Embodiment 5 FIG.
- the optical receiver may include not only the AOC but also the AGC as described above.
- These AOC and AGC are both types of voltage control circuits that generate an output signal for controlling the voltage signal output from the TIA 21.
- the AOC time constant switching control described in the above embodiment can also be applied to AGC which is a voltage control circuit.
- AGC time constant is switched after the convergence of the AGC control is completed when an AGC having a time constant switching function is provided.
- FIG. 20 is a block diagram illustrating an example of a circuit configuration of the optical receiver 10d according to the present embodiment. It is assumed that the optical receiver 10d is mounted on the OLT and receives an optical signal from an ONU that forms an optical communication system together with the OLT.
- the optical receiver 10d includes a preamplifier 2d and an amplifier circuit 3d.
- the configuration of the preamplifier 2d is the same as that of the preamplifier 2 of the first embodiment except that it includes a variable resistor 271, AOC 23d, BUF28, AGC 27a, and a convergence state detection circuit 25d instead of the AOC 23 and the convergence state detection circuit 25. This is the same as the preamplifier 2 of the first embodiment.
- the amplifier circuit 3d includes the same LIA 31 as in the first embodiment.
- the AOC 23 d is an automatic offset compensation circuit that does not have a time constant switching function, and controls the BUF 28 based on the differential output signal output from the SB 22.
- the BUF 28 is controlled by an output signal output from the AOC 23d in place of the output signal output from the AOC 23c, but is otherwise the same as the BUF 28 of the fourth embodiment.
- differences from the first embodiment or the fourth embodiment will be described.
- the configuration and operation of the present embodiment other than the points described below are the same as those in the first or fourth embodiment.
- the AGC 27a is an automatic gain control circuit that controls the conversion gain of the TIA 21 by controlling the resistance value of the variable resistor 271 connected in parallel with the feedback resistor of the TIA 21.
- the convergence state detection circuit 25d which is a detection circuit, generates and outputs a time constant switching control signal for switching the time constant of the AGC 27a based on whether or not the output signal output from the AGC 27a has changed.
- FIG. 21 is a block diagram showing a configuration example of the AGC 27a of the present embodiment.
- the AGC 27a of the present embodiment includes a resistor 272, a resistor 273, and a capacitor 274 that constitute an integrator that detects an average voltage value of an output signal that is a DC voltage based on the output signal output from the TIA 21 that is an input signal.
- the resistor 272 is connected in parallel to control the time constant switching switch unit 275 that switches between the open state and the short state, and the variable resistor 271 that is generated based on the average voltage value output from the integrator.
- a gain control circuit 276 that outputs an AGC output signal, which is a control signal for performing the control, to the variable resistor 271 and the convergence state detection circuit 25d and has an initialization function based on a reset signal.
- the resistors 272 and 273 may have the same value or different values.
- the method of detecting a signal that changes in accordance with the input voltage from the output voltage of the TIA 21 is an integrator configured with a resistor and a capacitor.
- the integrator is an example, and the present invention is not limited to this.
- the circuit configuration of the AGC 27a is merely an example, and any configuration that can control different time constants may be used, and the configuration is not limited to the configuration of FIG.
- FIG. 21 has a configuration having an initialization function by a reset signal, but is an example, and the present invention is not limited to this.
- FIG. 22 is a diagram illustrating a configuration example of the convergence state detection circuit 25d according to the present embodiment.
- the configuration of the convergence state detection circuit 25d is the same as that of the convergence state detection circuit 25 described in the first embodiment, except that an AGC output signal is input instead of the AOC output signal. Since the operation principle of the convergence state detection circuit 25d is the same as that of the convergence state detection circuit 25 of the first embodiment, detailed description thereof is omitted.
- the values of Vref1 and Vref2 in the present embodiment are set for the AGC output signal, and may be different from the values of Vref1 and Vref2 in the first embodiment.
- the convergence state detection circuit 25d outputs LOW indicating a high-speed time constant when there is a change in the AGC output signal output from the AGC 27a, and HIGH indicating a low-speed time constant when there is no change in the output signal output from the AGC 27a. Is output. Also, the polarity of each time constant varies depending on the circuit configuration and may be inverted, and is not limited to this.
- the voltage output from the high gain amplifier 251 when the difference voltage between the positive phase input terminal voltage and the negative phase input terminal voltage is 0 is obtained as the voltage center value Vcg.
- the reference voltages Vref1 and Vref2 are voltages that become the first threshold voltage and the second threshold voltage used for determining whether or not there is a change in the AGC output signal.
- the reference voltage Vref1 is higher than the voltage center value Vcg, and the reference voltage Vref2 is lower than the voltage center value Vcg.
- the convergence state detection circuit 25d determines that there is no change in the AGC output signal when the voltage difference between the AGC output signal and the delay circuit output signal obtained by delaying the AGC output signal by ⁇ T is Vref2 or more and Vref1 or less. If it is less than Vref2 or exceeds Vref1, it is determined that there is a change in the AGC output signal.
- FIG. 23 is a timing chart for explaining the time constant switching operation of the optical receiver 10d of the present embodiment.
- 23 shows an input optical signal to APD1, a reset signal, an output signal from TIA21, a high gain amplifier input signal, an input signal to hysteresis comparators 254 and 256, an output signal from hysteresis comparator 254, an output signal from hysteresis comparator 256, and a convergence.
- the relationship between the time constant switching control signals output from the state detection circuit 25d is shown in time series.
- the control of the AGC 27a is initialized.
- the control of the AOC 23d is also initialized. That is, the output signal of AGC 27a is initialized.
- the convergence state detection circuit 25d detects a change in the AGC output signal due to the initialization of the AGC 27a, and once the time constant of the AGC 27a is switched to the high speed time constant. However, after that, since there is no packet input, the mode is switched to a low-speed time constant, and the low-speed time constant is set at the start of packet input. For this reason, the time zone in which the AGC 27a is set to the high-speed time constant during a period when there is no packet input is short, and there is little degradation of the same sign continuous strength.
- FIG. 20 the example provided with the AOC 23d and the AGC 27a has been described. Even when the AOC 23d is not provided, the AGC time constant can be switched after the completion of the AGC control convergence, as in the example of FIG.
- FIG. 24 is a block diagram illustrating an example of a circuit configuration of an optical receiver 10e that does not include the AOC 23d of the present embodiment.
- the optical receiver 10e is mounted on the OLT and is assumed to receive an optical signal from an ONU that constitutes an optical communication system together with the OLT.
- the optical receiver 10e includes a preamplifier 2e and an amplifier circuit 3e.
- the configuration of the preamplifier 2e does not include the AOC 23d of the preamplifier 2d of the sixth embodiment, but is otherwise the same as the preamplifier 2d of FIG.
- the operation of switching the time constant of the optical receiver 10e shown in FIG. 24 is the same as the operation of the convergence state detection circuit 25d in the configuration example of FIG.
- the time constant of the AGC 27a is switched from the high speed time constant to the low speed time constant.
- the AGC 27a can appropriately adjust the conversion gain and suppress the waveform distortion of the received waveform.
- the AGC 27a has a time constant switching function, and the output signals from the AGC 27a and the AOC 23c are input to the convergence state detection circuit 25e.
- An optical receiver 10f shown in FIG. 25 includes an amplifier circuit 3d and a preamplifier 2f.
- the amplifier circuit 3d is the same as the amplifier circuit 3d in the configuration example of FIG.
- the convergence state detection circuit 25e receives the output signals from the AGC 27a and the AOC 23c and outputs a time constant switching control signal.
- the output time constant switching control signal is input to the AGC 27a and the AOC 23c.
- the AGC 27a and the AOC 23d in FIG. 25 switch the time constant based on the time constant switching control signal, so that the time constants of both the AGC 27a and the AOC 23c can be switched based on the time constant switching control signal.
- the time constants of both AGC 27a and AOC 23c can be switched, and the waveform distortion of the received waveform can be suppressed.
- a reset signal may not be input from the outside. In this case, the control output signals of the AGC 27a and AOC 23c are not initialized before the packet is input.
- the convergence state detection circuit 25e does not detect a change in the control output signals of the AGC 27a and AOC 23c, and there is no period for which a temporary high-speed time constant is set.
- the operation when no other reset signal is input is the same as the operation when the reset signal is input.
- the time constant switching control signal may not be input from the convergence state detection circuit 25e to the AOC 23d. Thereby, the time constant of AGC27a can be switched after control of both AGC27a and AOC23c converges. In this case, the reset signal may not be input.
- Embodiment 6 FIG.
- the time constant of the AOC 23 is switched using both the AOC output signal and the SD signal.
- the time constant of the AGC is determined using both the AGC output signal and the SD signal. An example of switching will be described.
- FIG. 26 is a block diagram illustrating an example of a circuit configuration of the optical receiver 10g according to the present embodiment.
- the optical receiver 10g is mounted on the OLT and is assumed to receive an optical signal from an ONU that constitutes an optical communication system together with the OLT.
- the optical receiver 10g includes a preamplifier 2g and an amplifier circuit 3f.
- the configuration of the preamplifier 2g is the same as that of the preamplifier 2d of the fifth embodiment, except that a convergence state detection circuit 25f that is a detection circuit is provided instead of the convergence state detection circuit 25d of the fifth embodiment.
- the amplifier circuit 3f is the same as the amplifier circuit 3b of the third embodiment.
- differences from the third embodiment or the fifth embodiment will be described.
- the configuration and operation of the present embodiment other than the points described below are the same as those of the third embodiment or the fifth embodiment.
- the convergence state detection circuit 25f of the present embodiment is different from the convergence state detection circuit 25b of the third embodiment in that the input is an AGC output signal and an SD signal, but the circuit configuration is the same as the convergence state detection circuit 25b. .
- the AGC output signal and the SD signal are input to the convergence state detection circuit 25f.
- the convergence state detection circuit 25f indicates a low-speed time constant as a time constant switching control signal when a change in the AGC output signal is not detected and the presence of a differential output signal output from the LIA 31 by the SD signal is detected. In other cases, a value indicating a high-speed time constant is output as a time constant switching control signal.
- both the detection of convergence completion and the SD emission of at least one of the ACG output signal and the AOC output signal are satisfied.
- a time constant switching control signal indicating the setting of the low speed time constant may be output.
- Embodiment 7 A configuration of an OLT including the optical receiver 10 described in the first embodiment and an optical communication system including the OLT will be described.
- FIG. 27 is a diagram illustrating a configuration example of the optical communication system 60 according to the present embodiment.
- the optical communication system 60 includes an OLT 50 and ONUs 51, 52, and 53.
- the OLT 50 is connected to the ONUs 51, 52, and 53 via an optical star coupler and an optical fiber that is a transmission path.
- the number of ONUs is three, this is an example and the present invention is not limited to this.
- the OLT 50 that is an optical terminal device includes an optical receiver 10.
- the OLT 50 When the optical receiver 10 performs the operation such as the automatic offset compensation described in the first embodiment, the OLT 50 stably stabilizes the waveform distortion of the optical signals from the ONUs 51, 52, and 53 located at different distances. A small normal reception waveform can be realized.
- the OLT 50 includes the optical receiver 10.
- the optical receiver 10a, 10b, 10c, 10d, 10e, 10f and the above-described optical receiver 10 are used instead of the optical receiver 10. It is also possible to provide the optical receivers of the modified examples described in the embodiments.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Power Engineering (AREA)
- Computing Systems (AREA)
- Optical Communication System (AREA)
- Amplifiers (AREA)
- Control Of Amplification And Gain Control (AREA)
Abstract
Description
まず、従来の光受信器において、時定数の切り換えが正常に行われた場合と誤動作によって正常に行われなかった場合の動作について簡単に説明する。
本実施の形態では、AOCと電流源にリセット信号を入力可能な光受信器について説明する。
本実施の形態では、収束状態検出回路に、AOC出力信号に加えてSD信号が入力され、SD信号にも同期して時定数を切り換える場合について説明する。
本実施の形態では、AOCとAGCを備える回路構成にした場合について説明する。
実施の形態1では、AOC23の制御の収束完了後に、AOC23の時定数を切り換える例を説明した。光受信器は、AOCだけでなく上述したようにAGCを備える場合もある。これらAOC、AGCは、いずれもTIA21から出力される電圧信号を制御するための出力信号を生成する電圧制御回路の一種である。以上の実施の形態で説明したAOCの時定数切り換え制御は、電圧制御回路であるAGCにも適用できる。実施の形態5では、時定数の切り換えを行うことができる、すなわち時定数切換機能を有するAGCを備える場合に、AGCの制御の収束完了後にAGCの時定数の切り換えを行う例を説明する。
実施の形態3では、AOC出力信号とSD信号の両方を用いてAOC23の時定数を切り換える例を説明したが、本実施の形態では、AGC出力信号とSD信号の両方を用いてAGCの時定数を切り換える例を説明する。
実施の形態1で説明した光受信器10を備えたOLT、OLTを備えた光通信システムの構成について説明する。
Claims (18)
- 入力光信号を電流信号に変換する光電流変換素子と、
前記光電流変換素子から出力される電流信号を電圧信号に変換する増幅器と、
時定数切換機能を有し、前記電圧信号を制御するための出力信号を生成する電圧制御回路と、
前記出力信号に基づいて前記電圧制御回路の収束完了を検出した後、前記電圧制御回路の時定数を第1の時定数から前記第1の時定数より大きい第2の時定数へ切り換えるための時定数切換制御信号を前記電圧制御回路へ出力する検出回路と、
を備えることを特徴とする光受信器。 - 前記電圧制御回路は、外部からのリセット信号により前記電圧制御回路の前記出力信号を初期化する、
ことを特徴とする請求項1に記載の光受信器。 - 前記検出回路は、
前記出力信号と前記出力信号を規定の時間遅延させた信号との電圧差を示す信号を生成し、生成した信号が第1の閾値電圧を超えるまたは前記第1の閾値電圧より小さい第2の閾値電圧未満である場合に前記第1の時定数に設定することを示す第1の値の前記時定数切換制御信号を前記電圧制御回路へ出力し、前記生成した信号が第1の閾値電圧以下でありかつ前記第2の閾値電圧以上である場合に前記第2の時定数に設定することを示す第2の値の前記時定数切換制御信号を前記電圧制御回路へ出力することを特徴とする請求項1または2に記載の光受信器。 - 前記検出回路は、
前記出力信号を規定の時間遅延させた遅延信号を生成する遅延回路と、
前記出力信号と前記遅延信号の差を増幅する高利得増幅器と、
電圧値が前記第1の閾値電圧である第1の定電圧信号を生成する第1の基準電圧源と、
電圧値が前記第2の閾値電圧である第2の定電圧信号を生成する第2の基準電圧源と、
前記高利得増幅器の出力信号の電圧と前記第1の定電圧信号の電圧とを比較し、前記高利得増幅器の出力信号電圧の方が高いか否かを判定し、判定結果を出力する第1のヒステリシスコンパレータと、
前記高利得増幅器の出力信号の電圧と前記第2の定電圧信号の電圧とを比較し、前記高利得増幅器の出力信号電圧の方が低いか否かを判定し、判定結果を出力する第2のヒステリシスコンパレータと、
前記第1のヒステリシスコンパレータから出力される判定結果が前記高利得増幅器の出力信号の電圧が前記第1の定電圧信号より高いことを示す場合または前記第2のヒステリシスコンパレータから出力される判定結果が前記高利得増幅器の出力信号の電圧が前記第2の定電圧信号より低いことを示す場合に前記第1の値の前記時定数切換制御信号を前記電圧制御回路へ出力し、前記第1のヒステリシスコンパレータから出力される判定結果が前記高利得増幅器の出力信号の電圧が前記第1の定電圧信号以下であることを示しかつ前記第2のヒステリシスコンパレータから出力される判定結果が前記高利得増幅器の出力信号の電圧が前記第2の定電圧信号以上であることを示す場合に前記第2の値の前記時定数切換制御信号を前記電圧制御回路へ出力する演算回路と、
を備えることを特徴とする請求項3に記載の光受信器。 - 前記増幅器を第1の増幅器とし、
さらに、
前記第1の増幅器から出力される電圧信号を波形整形して出力する第2の増幅器と、
前記第2の増幅器から出力される信号の有無を検出する信号検出器と、
を備え、
前記検出回路は、前記電圧制御回路の収束完了を検出後かつ前記信号検出器において前記第2の増幅器から出力される信号が無いことが検出されているときに前記電圧制御回路の時定数を前記第1の時定数から前記第2の時定数へ切り換えるための時定数切換制御信号を前記電圧制御回路へ出力することを特徴とする請求項1から4のいずれか1つに記載の光受信器。 - 前記電圧制御回路は、前記増幅器の差動出力間のオフセット電圧を補償する自動オフセット補償回路であることを特徴とする請求項1から5のいずれか1つに記載の光受信器。
- 前記電圧制御回路は、前記増幅器の変換利得を調整する自動オフセット補償回路であることを特徴とする請求項1から5のいずれか1つに記載の光受信器。
- 入力光信号を電流信号に変換する光電流変換素子と、
前記光電流変換素子から出力される電流信号を電圧信号に変換する増幅器と、
時定数切換機能を有し、前記増幅器の差動出力間のオフセット電圧を補償するための第1の出力信号を出力する自動オフセット補償回路と、
前記自動オフセット補償回路から出力される時定数切換機能を有し、前記増幅器の変換利得を調整する第2の出力信号を出力する自動利得制御回路と、
前記第1の出力信号および前記第2の出力信号に基づいて前記自動オフセット補償回路でのオフセット電圧の補償の収束完了および前記自動利得制御回路での変換利得の調整の収束完了を検出した後、前記自動オフセット補償回路、または、前記自動利得制御回路、または、前記自動オフセット補償回路および前記自動利得制御回路へ、第1の時定数から前記第1の時定数より大きい第2の時定数へ切り換えるための時定数切換制御信号を出力する検出回路と、
を備えることを特徴とする光受信器。 - 前記自動利得制御回路は時定数切換機能を有し、
前記検出回路は、前記第1の出力信号および前記第2の出力信号に基づいて前記自動オフセット補償回路でのオフセット電圧の補償の収束完了および前記自動利得制御回路での変換利得の調整の収束完了を検出した後、さらに前記自動利得制御回路へ第1の時定数から前記第1の時定数より大きい第2の時定数へ切り換えるための時定数切換制御信号を出力することを特徴とする請求項8に記載の光受信器。 - 入力光信号を電流信号に変換する光電流変換素子と、
前記光電流変換素子から出力される電流信号を電圧信号に変換する増幅器と、
前記増幅器の差動出力間のオフセット電圧を補償するための第1の出力信号を出力する自動オフセット補償回路と、
時定数切換機能を有し、前記増幅器の変換利得を調整する第2の出力信号を出力する自動利得制御回路と、
前記第1の出力信号および前記第2の出力信号に基づいて前記自動オフセット補償回路でのオフセット電圧の補償の収束完了および前記自動利得制御回路での変換利得の調整の収束完了を検出した後、前記自動利得制御回路へ第1の時定数から前記第1の時定数より大きい第2の時定数へ切り換えるための時定数切換制御信号を出力する検出回路と、
を備えることを特徴とする光受信器。 - 前記自動オフセット補償回路は外部からのリセット信号により前記第1の出力信号を初期化し、前記自動利得制御回路は、前記リセット信号により前記第2の出力信号を初期化する、
ことを特徴とする請求項8、9または10に記載の光受信器。 - 前記検出回路は、
前記第1の出力信号を入力として前記第1の出力信号の変化を検出する第1の回路と、
前記第2の出力信号を入力として前記第2の出力信号の変化を検出する第2の回路と、
を備え、
前記第1の回路により前記第1の出力信号の変化が検出されずかつ前記第2の回路により前記第1の出力信号の変化が検出されない場合に、前記第1の時定数に設定することを示す第1の値の前記時定数切換制御信号を出力し、前記第1の回路により前記第1の出力信号の変化が検出された場合または前記第2の回路により前記第1の出力信号の変化が検出された場合に前記第2の時定数に設定することを示す第2の値の前記時定数切換制御信号を出力することを特徴とする請求項8から11のいずれか1つに記載の光受信器。 - 前記増幅器を第1の増幅器とし、
さらに、
前記第1の増幅器から出力される電圧信号を波形整形して出力する第2の増幅器と、
前記第2の増幅器から出力される信号の有無を検出する信号検出器と、
を備え、
前記検出回路は、前記第1の出力信号および前記第2の出力信号に基づいて前記自動オフセット補償回路でのオフセット電圧の補償の収束完了および前記自動利得制御回路での変換利得の調整の収束完了を検出した後かつ前記信号検出器において前記第2の増幅器から出力される信号が有ることが検出されているときに前記電圧制御回路の時定数を前記第1の時定数から前記第2の時定数へ切り換えるための時定数切換制御信号を出力することを特徴とする請求項8から12のいずれか1つに記載の光受信器。 - 入力光信号を電流信号に変換する光電流変換素子と、
前記光電流変換素子から出力される電流信号を電圧信号に変換する第1の増幅器と、
前記第1の増幅器から出力される電圧信号を波形整形して出力する第2の増幅器と、
時定数切換機能を有し、前記第1の増幅器の差動出力間のオフセット電圧を補償する自動オフセット補償回路と、
前記自動オフセット補償回路での補償の収束完了を検出後、第1の時定数から前記第1の時定数より大きい第2の時定数へ切り換えるための時定数切換制御信号を前記自動オフセット補償回路へ出力する収束状態検出回路と、
を備えることを特徴とする光受信器。 - 入力光信号を電流信号に変換する光電流変換素子と、
前記光電流変換素子から出力される電流信号を電圧信号に変換する第1の増幅器と、
前記第1の増幅器から出力される電圧信号を波形整形して出力する第2の増幅器と、
前記第1の増幅器からの電圧信号を波形整形して出力する増幅器と、
時定数切換機能を有し、前記第1の増幅器の変換利得を自動調整する自動利得制御回路と、
前記自動利得制御回路での自動調整の収束完了を検出後、前記自動利得制御回路へ、第1の時定数から前記第1の時定数より大きい第2の時定数へ切り換えるための時定数切換制御信号を出力する収束状態検出回路と、
を備えることを特徴とする光受信器。 - 入力光信号を電流信号に変換する光電流変換素子と、
前記光電流変換素子から出力される電流信号を電圧信号に変換する第1の増幅器と、
前記第1の増幅器から出力される電圧信号を波形整形して出力する第2の増幅器と、
時定数切換機能を有し、前記第1の増幅器の差動出力間のオフセット電圧を自動補償する自動オフセット補償回路と、
時定数切換機能を有し、前記第1の増幅器の変換利得を自動調整する自動利得制御回路と、
前記自動オフセット補償回路での自動補償の収束完了および前記自動利得制御回路での自動調整の収束完了を検出後、前記自動オフセット補償回路、または、前記自動利得制御回路、または、前記自動オフセット補償回路および前記自動利得制御回路へ、第1の時定数から前記第1の時定数より大きい第2の時定数へ切り換えるための時定数切換制御信号を出力する収束状態検出回路と、
を備えることを特徴とする光受信器。 - 請求項1から16のいずれか1つに記載の光受信器を備えた光終端装置。
- 請求項17に記載の光終端装置を備えた光通信システム。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/507,924 US10003410B2 (en) | 2014-09-03 | 2015-04-15 | Optical receiver, optical termination device, and optical communication system |
JP2016546337A JP6223584B2 (ja) | 2014-09-03 | 2015-04-15 | 光受信器、光終端装置および光通信システム |
CN201580047129.0A CN106605365B (zh) | 2014-09-03 | 2015-04-15 | 光接收器、光终端装置以及光通信*** |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2014/073238 WO2016035176A1 (ja) | 2014-09-03 | 2014-09-03 | 光受信器、光終端装置および光通信システム |
JPPCT/JP2014/073238 | 2014-09-03 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2016035374A1 true WO2016035374A1 (ja) | 2016-03-10 |
Family
ID=55439277
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2014/073238 WO2016035176A1 (ja) | 2014-09-03 | 2014-09-03 | 光受信器、光終端装置および光通信システム |
PCT/JP2015/061579 WO2016035374A1 (ja) | 2014-09-03 | 2015-04-15 | 光受信器、光終端装置および光通信システム |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2014/073238 WO2016035176A1 (ja) | 2014-09-03 | 2014-09-03 | 光受信器、光終端装置および光通信システム |
Country Status (4)
Country | Link |
---|---|
US (1) | US10003410B2 (ja) |
JP (1) | JP6223584B2 (ja) |
CN (1) | CN106605365B (ja) |
WO (2) | WO2016035176A1 (ja) |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2020010203A (ja) * | 2018-07-09 | 2020-01-16 | 住友電気工業株式会社 | トランスインピーダンス増幅回路 |
JP2020010202A (ja) * | 2018-07-09 | 2020-01-16 | 住友電気工業株式会社 | トランスインピーダンス増幅回路 |
CN111556384A (zh) * | 2020-04-24 | 2020-08-18 | 东莞铭普光磁股份有限公司 | 光模块接收电路和光模块 |
US10819425B2 (en) | 2018-07-09 | 2020-10-27 | Sumitomo Electric Industries, Ltd. | Transimpedance amplifier for receiving burst optical signal |
JPWO2020225892A1 (ja) * | 2019-05-08 | 2020-11-12 | ||
WO2020225893A1 (ja) * | 2019-05-08 | 2020-11-12 | 日本電信電話株式会社 | トランスインピーダンスアンプ |
JPWO2020008593A1 (ja) * | 2018-07-05 | 2020-12-17 | 三菱電機株式会社 | リミッティング増幅回路 |
US11115129B2 (en) | 2017-04-07 | 2021-09-07 | Mitsubishi Electric Corporation | Optical receiver, optical terminal, and optical communication system |
US11601203B2 (en) | 2020-10-02 | 2023-03-07 | Sumitomo Electric Industries, Ltd. | Transimpedance amplifier for receiving burst optical signal |
WO2023218623A1 (ja) * | 2022-05-13 | 2023-11-16 | 三菱電機株式会社 | 光受信器、親局装置および光通信システム |
US11942998B2 (en) | 2019-06-13 | 2024-03-26 | Sumitomo Electric Industries, Ltd. | Optical reception device, station-side device, PON system, preamplifier, optical reception method, and method for suppressing output inversion of integrator |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108028703B (zh) * | 2016-06-30 | 2020-09-08 | 华为技术有限公司 | 动态调整光功率接收范围的光模块 |
CN109510598A (zh) * | 2018-11-16 | 2019-03-22 | 淮阴工学院 | 一种高灵敏度宽动态范围光接收机前置放大电路 |
CN110162498B (zh) * | 2019-05-21 | 2020-10-09 | 京微齐力(北京)科技有限公司 | 可工作在不同电源电压下的lvds接收电路 |
WO2021028984A1 (ja) * | 2019-08-09 | 2021-02-18 | 三菱電機株式会社 | 光受信器および局側装置 |
CN111628743B (zh) * | 2020-05-19 | 2022-08-19 | 中国科学院西安光学精密机械研究所 | 一种天文观测***中可扩展动态范围的增益自适应变换电路及方法 |
CN113030645B (zh) * | 2021-03-10 | 2022-02-18 | 长芯盛(武汉)科技有限公司 | 一种有源线缆测试烧写一体化综合测试方法和测试仪 |
CN113589093B (zh) * | 2021-09-30 | 2021-12-28 | 武汉普赛斯电子技术有限公司 | 一种用于apd器件的驱动测试装置及方法 |
CN118233017A (zh) * | 2022-12-19 | 2024-06-21 | 中兴通讯股份有限公司 | 基于突发模式的光接收机及其运行方法、以及存储介质 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007274032A (ja) * | 2006-03-30 | 2007-10-18 | Sumitomo Electric Ind Ltd | 光受信器 |
WO2008075430A1 (ja) * | 2006-12-21 | 2008-06-26 | Mitsubishi Electric Corporation | 光受信器 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2616480B2 (ja) | 1995-03-17 | 1997-06-04 | 日本電気株式会社 | バースト光受信回路 |
JPH11261482A (ja) | 1998-03-09 | 1999-09-24 | Nec Corp | バースト光受信回路 |
JP2000068945A (ja) | 1998-08-25 | 2000-03-03 | Oki Electric Ind Co Ltd | 光受信装置 |
US8155535B2 (en) * | 2006-03-03 | 2012-04-10 | Mitsubishi Electric Corporation | Optical receiver |
JP4536770B2 (ja) | 2006-12-08 | 2010-09-01 | 韓國電子通信研究院 | オンチップ・リセット信号を生成するバーストモード受信機及びバーストモード受信方法 |
JP4927664B2 (ja) | 2007-08-14 | 2012-05-09 | 日本電信電話株式会社 | 前置増幅回路 |
JP5176505B2 (ja) | 2007-12-03 | 2013-04-03 | 富士通オプティカルコンポーネンツ株式会社 | 光受信装置,光局側装置および光ネットワークシステム |
JP4691127B2 (ja) | 2008-03-28 | 2011-06-01 | 日本電信電話株式会社 | 増幅回路 |
JP2010178256A (ja) | 2009-02-02 | 2010-08-12 | Nippon Telegr & Teleph Corp <Ntt> | 光受信器の増幅器 |
JP2010278753A (ja) | 2009-05-28 | 2010-12-09 | Mitsubishi Electric Corp | 差動増幅器および光受信器 |
JP4870806B2 (ja) | 2009-10-23 | 2012-02-08 | 日本電信電話株式会社 | トランスインピーダンスアンプ |
WO2012137299A1 (ja) * | 2011-04-05 | 2012-10-11 | 三菱電機株式会社 | 光受信器 |
JP5172046B1 (ja) * | 2011-09-09 | 2013-03-27 | 三菱電機株式会社 | 親局側装置 |
-
2014
- 2014-09-03 WO PCT/JP2014/073238 patent/WO2016035176A1/ja active Application Filing
-
2015
- 2015-04-15 CN CN201580047129.0A patent/CN106605365B/zh active Active
- 2015-04-15 WO PCT/JP2015/061579 patent/WO2016035374A1/ja active Application Filing
- 2015-04-15 US US15/507,924 patent/US10003410B2/en active Active
- 2015-04-15 JP JP2016546337A patent/JP6223584B2/ja active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007274032A (ja) * | 2006-03-30 | 2007-10-18 | Sumitomo Electric Ind Ltd | 光受信器 |
WO2008075430A1 (ja) * | 2006-12-21 | 2008-06-26 | Mitsubishi Electric Corporation | 光受信器 |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11115129B2 (en) | 2017-04-07 | 2021-09-07 | Mitsubishi Electric Corporation | Optical receiver, optical terminal, and optical communication system |
JPWO2020008593A1 (ja) * | 2018-07-05 | 2020-12-17 | 三菱電機株式会社 | リミッティング増幅回路 |
JP2020010203A (ja) * | 2018-07-09 | 2020-01-16 | 住友電気工業株式会社 | トランスインピーダンス増幅回路 |
JP2020010202A (ja) * | 2018-07-09 | 2020-01-16 | 住友電気工業株式会社 | トランスインピーダンス増幅回路 |
US10819425B2 (en) | 2018-07-09 | 2020-10-27 | Sumitomo Electric Industries, Ltd. | Transimpedance amplifier for receiving burst optical signal |
JPWO2020225892A1 (ja) * | 2019-05-08 | 2020-11-12 | ||
WO2020225893A1 (ja) * | 2019-05-08 | 2020-11-12 | 日本電信電話株式会社 | トランスインピーダンスアンプ |
JPWO2020225893A1 (ja) * | 2019-05-08 | 2020-11-12 | ||
US11942998B2 (en) | 2019-06-13 | 2024-03-26 | Sumitomo Electric Industries, Ltd. | Optical reception device, station-side device, PON system, preamplifier, optical reception method, and method for suppressing output inversion of integrator |
CN111556384A (zh) * | 2020-04-24 | 2020-08-18 | 东莞铭普光磁股份有限公司 | 光模块接收电路和光模块 |
US11601203B2 (en) | 2020-10-02 | 2023-03-07 | Sumitomo Electric Industries, Ltd. | Transimpedance amplifier for receiving burst optical signal |
WO2023218623A1 (ja) * | 2022-05-13 | 2023-11-16 | 三菱電機株式会社 | 光受信器、親局装置および光通信システム |
Also Published As
Publication number | Publication date |
---|---|
CN106605365A (zh) | 2017-04-26 |
CN106605365B (zh) | 2019-08-27 |
WO2016035176A1 (ja) | 2016-03-10 |
US10003410B2 (en) | 2018-06-19 |
JP6223584B2 (ja) | 2017-11-01 |
US20170294970A1 (en) | 2017-10-12 |
JPWO2016035374A1 (ja) | 2017-04-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6223584B2 (ja) | 光受信器、光終端装置および光通信システム | |
JP4850919B2 (ja) | 光受信器 | |
KR100972033B1 (ko) | 전치 증폭기와 후치 증폭기가 단일로 집적된 기가비트 수동형 광 네트워크용 버스트 모드 수신기 | |
US20100272448A1 (en) | Optical burst signal receiving device | |
US9496826B2 (en) | Transimpedance amplifier | |
JP2005006313A (ja) | 受動光通信網の光パワー等化装置 | |
US9083466B2 (en) | Optical line terminal | |
US9490932B2 (en) | Burst signal receiving apparatus and method, PON optical line terminal, and PON system | |
JP6661057B1 (ja) | リミッティング増幅回路 | |
KR101519443B1 (ko) | 광 수신기 | |
US8433206B2 (en) | Burst-mode optical receiver and timing control method | |
JP6980164B2 (ja) | 光受信器および局側装置 | |
WO2006013841A1 (ja) | 受信方法及び受信回路 | |
KR102193071B1 (ko) | 광 수신기 | |
US7903984B2 (en) | Optical receiver | |
US7539424B2 (en) | Burst mode optical receiver for maintaining constant signal amplitude | |
JP4691128B2 (ja) | 増幅回路 | |
JP2012085229A (ja) | Ponシステムとその局側装置及び光受信器並びに光受信方法 | |
JP2001211040A (ja) | デジタル信号増幅回路及び光受信回路 | |
WO2020225893A1 (ja) | トランスインピーダンスアンプ | |
WO2018198249A1 (ja) | 振幅制限増幅器、光受信器、光終端装置、および光通信システム |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 15837701 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2016546337 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 15507924 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 15837701 Country of ref document: EP Kind code of ref document: A1 |