WO2013091306A1 - 一种薄膜晶体管基板及其制造方法和液晶显示装置 - Google Patents
一种薄膜晶体管基板及其制造方法和液晶显示装置 Download PDFInfo
- Publication number
- WO2013091306A1 WO2013091306A1 PCT/CN2012/071836 CN2012071836W WO2013091306A1 WO 2013091306 A1 WO2013091306 A1 WO 2013091306A1 CN 2012071836 W CN2012071836 W CN 2012071836W WO 2013091306 A1 WO2013091306 A1 WO 2013091306A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- substrate
- region
- photoresist
- dielectric
- Prior art date
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 82
- 239000010409 thin film Substances 0.000 title claims abstract description 59
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 22
- 239000004973 liquid crystal related substance Substances 0.000 title claims abstract description 12
- 239000010410 layer Substances 0.000 claims abstract description 320
- 229920002120 photoresistant polymer Polymers 0.000 claims abstract description 76
- 239000004065 semiconductor Substances 0.000 claims abstract description 74
- 229910052751 metal Inorganic materials 0.000 claims abstract description 72
- 239000002184 metal Substances 0.000 claims abstract description 72
- 238000000034 method Methods 0.000 claims abstract description 44
- 239000011241 protective layer Substances 0.000 claims abstract description 44
- 238000000151 deposition Methods 0.000 claims abstract description 9
- 229910021417 amorphous silicon Inorganic materials 0.000 claims description 14
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 11
- 238000005530 etching Methods 0.000 claims description 11
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 10
- 238000007687 exposure technique Methods 0.000 claims description 9
- 239000012535 impurity Substances 0.000 claims description 8
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical group [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 claims description 7
- 238000004380 ashing Methods 0.000 claims description 5
- 239000000075 oxide glass Substances 0.000 claims description 5
- 238000001039 wet etching Methods 0.000 claims description 5
- 238000001312 dry etching Methods 0.000 claims description 4
- 239000011159 matrix material Substances 0.000 claims 1
- 238000005516 engineering process Methods 0.000 abstract description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- 238000005229 chemical vapour deposition Methods 0.000 description 6
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 5
- 239000000463 material Substances 0.000 description 5
- 238000006243 chemical reaction Methods 0.000 description 4
- 239000011521 glass Substances 0.000 description 4
- 239000000956 alloy Substances 0.000 description 3
- 229910052786 argon Inorganic materials 0.000 description 3
- 238000000576 coating method Methods 0.000 description 3
- 229910052814 silicon oxide Inorganic materials 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 238000005234 chemical deposition Methods 0.000 description 2
- 229910052804 chromium Inorganic materials 0.000 description 2
- 239000011651 chromium Substances 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 238000001755 magnetron sputter deposition Methods 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 229910052750 molybdenum Inorganic materials 0.000 description 2
- 239000011733 molybdenum Substances 0.000 description 2
- 239000002243 precursor Substances 0.000 description 2
- 239000000376 reactant Substances 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 239000010936 titanium Substances 0.000 description 2
- -1 titanium oxide Chemical class 0.000 description 2
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 2
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 1
- 230000002159 abnormal effect Effects 0.000 description 1
- 238000001505 atmospheric-pressure chemical vapour deposition Methods 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000001035 drying Methods 0.000 description 1
- 239000010408 film Substances 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 150000002902 organometallic compounds Chemical class 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000002994 raw material Substances 0.000 description 1
- 229910000077 silane Inorganic materials 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
- 238000002834 transmittance Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/1288—Multistep manufacturing methods employing particular masking sequences or specially adapted masks, e.g. half-tone mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/6675—Amorphous silicon or polysilicon transistors
- H01L29/66757—Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate
Definitions
- the present invention relates to the field of liquid crystal display technology, and in particular to a thin film transistor (Array) substrate, a method of manufacturing the same, and a liquid crystal display device.
- Array thin film transistor
- TFT-LCDs thin film transistor liquid crystal displays
- TFT-LCDs thin film transistor liquid crystal displays
- TFT-LCDs thin film transistor array circuit engineering
- Engineering thin film transistor array circuit engineering
- Panel Engineering Cell Engineering
- Module Engineering Module Engineering
- the prior art thin film transistor circuit needs to use five mask processes to complete the fabrication of the thin film transistor.
- the size of the mask process for large-sized panels increases, and the large-sized panel is subject to light.
- the number and cost of the cover cannot be reduced.
- the photoresist coating process requires photoresist coating, soft baking, hard baking, exposure, development, etching, and removal of photoresist, which requires a lot of processing time.
- the technical problem to be solved by the present invention is to provide a thin film transistor substrate, a manufacturing method thereof and a liquid crystal display device, which can reduce the number of mask processes and the number of masks to be used, and simplify the process of the substrate.
- a technical solution adopted by the present invention is to provide a method for manufacturing a thin film transistor substrate, comprising the steps of: depositing a dielectric layer, a first metal layer, and a first semiconductor layer on a substrate in sequence; using a half exposure (HALF The TONE) technology forms a first photoresist layer having a different thickness on the first semiconductor layer; removing the dielectric layer, the first metal layer, and the first semiconductor layer not covered by the first photoresist layer, and corresponding to the first Exposing the surface of the dielectric layer of the thinner region of the photoresist layer; removing the first photoresist layer, and sequentially covering the substrate with the second semiconductor layer, the first protective layer and the second metal layer, and the second metal layer is used for Forming a thin film transistor and a gate line; forming a second photoresist layer on the second metal layer corresponding to the position of the thin film transistor and the gate line; removing the second photoresist layer on the substrate except the one dielectric
- the step of forming a first photoresist layer having a different thickness on the first semiconductor layer by using a half exposure technique comprises: forming a first photoresist of the first region spaced apart on the first semiconductor layer by using a half exposure technique And a first photoresist layer of the second region, wherein the first photoresist layer of the second region is different in thickness.
- the removing the dielectric layer, the first metal layer, and the first semiconductor layer that are not covered by the first photoresist layer includes: etching away the first photoresist layer that is not the first region and the second region a masked dielectric layer, a first metal layer, and a first semiconductor layer; performing an ashing process until removing a thinner region of the first photoresist layer in the second region; sequentially performing dry etching and wet etching Removing the first metal layer and the first semiconductor layer of the second region that are not covered by the first photoresist layer, exposing a corresponding portion of the dielectric layer.
- the step of removing all the layers on the substrate that are not covered by the second photoresist layer except the one dielectric layer includes: sequentially removing and drying the layer except the one dielectric layer. The etch removes all layers of the substrate that are not covered by the second photoresist layer.
- the dielectric layer is an indium tin oxide (ITO) glass layer
- the first semiconductor layer is an amorphous silicon layer doped with n+ impurities
- the second semiconductor layer is an amorphous silicon layer
- the first protective layer and the second protective layer are both Silicon nitride layer.
- a thin film transistor substrate comprising: a dielectric layer disposed on the substrate, including a first region dielectric layer and a second region dielectric layer, a channel is disposed between the dielectric layer of the region and the dielectric layer of the second region; the first metal layer is disposed on the dielectric layer; the first semiconductor layer is disposed on the first metal layer; and the second semiconductor layer is disposed on the second semiconductor layer a first semiconductor layer and a channel; a first protective layer disposed on the second semiconductor layer; a second metal layer disposed on the first protective layer; and a second protective layer covering the second metal layer and the second metal layer External substrate surface.
- the dielectric layer is an indium tin oxide glass layer.
- the first semiconductor layer is an amorphous silicon layer doped with n+ impurities
- the second semiconductor layer is an amorphous silicon layer.
- first protective layer and the second protective layer are both silicon nitride layers.
- a liquid crystal display device comprising: a color filter substrate and a thin film transistor substrate which are arranged in parallel.
- the thin film transistor substrate includes: a substrate; a dielectric layer disposed on a surface of the substrate adjacent to the color filter substrate, including a first region dielectric layer and a second region dielectric layer, and the first region dielectric layer And a channel disposed between the dielectric layer of the second region; a first metal layer disposed on the dielectric layer; a first semiconductor layer disposed on the second metal layer; and a second semiconductor layer disposed on the first semiconductor a layer and a channel; a first protective layer disposed on the second semiconductor layer; a second metal layer disposed on the second semiconductor layer; and a second protective layer covering the second metal layer and the substrate other than the second metal layer surface.
- the dielectric layer is an indium tin oxide glass layer.
- the first semiconductor layer is an amorphous silicon layer doped with n+ impurities
- the second semiconductor layer is an amorphous silicon layer.
- first protective layer and the second protective layer are both silicon nitride layers.
- the invention has the beneficial effects that: in the present invention, only two mask processes of half exposure and ordinary mask are adopted, which reduces the number of mask processes, thereby greatly simplifying the process of the thin film transistor substrate.
- FIG. 1 is a flow chart showing an embodiment of a method of manufacturing a thin film transistor substrate of the present invention
- FIG. 2 is a schematic view showing formation of a dielectric layer, a first metal layer, and a first semiconductor layer in an embodiment of a method of fabricating a thin film transistor substrate of the present invention
- FIG. 3 is a schematic view showing formation of a first photoresist layer in an embodiment of a method of fabricating a thin film transistor substrate of the present invention
- FIG. 4 is a schematic view showing a position where an etching is not covered by a first photoresist layer in an embodiment of a method for fabricating a thin film transistor substrate of the present invention
- FIG. 5 is a schematic view showing ashing treatment in an embodiment of a method of manufacturing a thin film transistor substrate of the present invention
- FIG. 6 is a schematic view showing etching in an embodiment of a method of manufacturing a thin film transistor substrate of the present invention
- FIG. 7 is a schematic view showing removal of a first photoresist layer in an embodiment of a method of fabricating a thin film transistor substrate of the present invention
- FIG. 8 is a schematic view showing formation of a second semiconductor layer, a first protective layer, and a second metal layer in an embodiment of a method of fabricating a thin film transistor substrate of the present invention
- FIG. 9 is a schematic view showing formation of a second photoresist layer in an embodiment of a method of fabricating a thin film transistor substrate of the present invention.
- FIG. 10 is a schematic view showing a position where an etching is not covered by a second photoresist layer in an embodiment of a method of manufacturing a thin film transistor substrate of the present invention
- FIG. 11 is a schematic view showing removal of a second photoresist layer in an embodiment of a method of fabricating a thin film transistor substrate of the present invention
- FIG. 12 is a schematic view showing formation of a second protective layer in an embodiment of a method of manufacturing a thin film transistor substrate of the present invention
- FIG. 13 is a schematic structural view of an embodiment of a thin film transistor substrate of the present invention.
- Figure 14 is a plan view showing a pixel region in a thin film transistor substrate of the present invention.
- FIG. 1 is a flow chart showing an embodiment of a method of manufacturing a thin film transistor substrate of the present invention. As shown in FIG. 1, the manufacturing method of the thin film transistor substrate of this embodiment includes the following steps:
- Step S101 depositing a dielectric layer, a first metal layer, and a first semiconductor layer on the substrate in sequence;
- the first semiconductor layer 204 may be a glass substrate, a plastic substrate, or a flexible substrate.
- the dielectric layer 201 is an indium tin oxide ITO glass layer, and silicon oxide, silicon nitride or a combination thereof may also be used.
- the first metal layer 202 may be composed of a metal such as aluminum, molybdenum, titanium, chromium, copper, or an oxide of the foregoing metals, such as titanium oxide, or an alloy of the foregoing metals or other conductive materials.
- the first semiconductor layer 203 is an amorphous silicon layer doped with n+ impurities.
- Step S102 forming a first photoresist layer having different thicknesses on the first semiconductor layer by using a half exposure HALF TONE technique;
- a first photoresist layer 205 is then formed on the first semiconductor layer 203.
- the first photoresist layer 205 can perform a first mask process using a half exposure technique.
- the first photoresist layer 205 having different region thicknesses is formed by using a half exposure technique to have different transmittances of the respective regions during the exposure.
- the first photoresist layer 205 includes a first region D1 and a second region D2, wherein the first region D1 and the second region D2 are spaced apart, and the intermediate interval defines a channel.
- the first region D1 may define a pattern of sources of the thin film transistor.
- the first photoresist layer 205 of the second region D2 is thick and thin, and the thick region can define the pattern of the drain of the thin film transistor, and the thin region is used to expose part of the dielectric layer 201.
- the semi-exposure technique generally involves semi-exposure using a semi-transmissive reticle, ie, a half-gray reticle technique.
- a semi-transmissive reticle ie, a half-gray reticle technique.
- the plate data is designed to form an exposure data map.
- a mask i.e., a photomask
- the photoresist is exposed in accordance with the exposure data map and using the mask.
- one development and one etching are performed, followed by mask cleaning and ashing.
- the half exposure technique by using the half exposure technique, three exposure levels of the exposed portion, the half exposed portion, and the unexposed portion required for the conventional mask process can be exhibited after one exposure process, and two thicknesses of light can be formed. Resisting, while the sensitizer utilizes such a difference in photoresist thickness, the number of operations for transferring the pattern onto the substrate 204 is less than usual.
- Step S103 removing the dielectric layer, the first metal layer, and the first semiconductor layer that are not covered by the first photoresist layer, and exposing the surface of the dielectric layer corresponding to the thinner region of the first photoresist layer;
- step S103 referring to FIG. 4, the first photoresist layer 205 is used as an etch mask, and an etching process is performed to remove the dielectric layer 201, the first metal layer 202, and the first layer not covered by the first photoresist layer 205.
- a semiconductor layer 203 Immediately following the introduction of oxygen for the ashing process, the thickness of the first photoresist layer 205 is reduced until the thinner first photoresist layer 205 of the second region D2 is completely removed in step S102 (see FIG. 5). At this time, the thickness of the first photoresist layer 205 of the first photoresist layer 205 of the first region D1 and the thicker region of the second region D2 is not reduced.
- Step S104 removing the first photoresist layer, and sequentially covering the second semiconductor layer, the first protective layer, and the second metal layer on the substrate, and the second metal layer is used to form the thin film transistor and the gate line;
- the second semiconductor layer 206 is made of an amorphous silicon layer doped with n+ impurities.
- the second metal layer 208 may be composed of a metal such as aluminum, molybdenum, titanium, chromium, copper, or an oxide of the foregoing metal, such as titanium oxide, or an alloy of the foregoing metal or other conductive material, and the material may be combined with the first metal layer. 202 is the same or different.
- the thin film transistor and the gate line are formed by etching, and the method of depositing the second metal layer 208 may be a magnetron sputtering method, and the etching method may be wet etching.
- Magnetron sputtering is a method of charging an appropriate amount of argon in a high vacuum by applying several hundred K The DC voltage generates a magnetron-type abnormal glow discharge in the coating chamber to ionize the argon gas.
- a deposition method in which argon ions are accelerated by a cathode and bombarded the surface of the cathode target, and the surface of the metal target is sputtered and deposited on the surface of the substrate to form a thin film.
- the first protective layer 207 may be formed of a dielectric material such as a silicon nitride layer, a silicon oxide layer or silicon oxynitride, and deposited by chemical vapor deposition (CVD) or other thin film techniques.
- chemical vapor deposition is the most widely used technique for depositing a variety of materials in the semiconductor industry, including a wide range of insulating materials, most metallic materials and metal alloy materials.
- the main process is to introduce two or more gaseous raw materials into a reaction chamber, and then a chemical reaction between the two forms a new material deposited on the surface of the wafer.
- a good example is the deposition of a silicon nitride film (Si3N4) which is formed by the reaction of silane and nitrogen.
- Chemical vapor deposition is a traditional technique for preparing thin films. The principle is to use a gaseous precursor reactant to decompose certain components in a gaseous precursor reactant by atomic and intermolecular chemical reactions to form a thin film on the substrate.
- Chemical vapor deposition includes atmospheric pressure chemical vapor deposition, plasma-assisted chemical deposition, laser-assisted chemical deposition, metal organic compound deposition, and the like.
- Step S105 forming a second photoresist layer on the second metal layer corresponding to the position of the thin film transistor and the gate line;
- step S105 referring to FIG. 9, after the second metal layer 208 is formed, a second photoresist layer 209 is formed on the second metal layer 208 corresponding to the position of the thin film transistor and the gate line, and the second photoresist layer 209 is covered. Channel, source and drain.
- Step S106 removing all layers of the substrate that are not covered by the second photoresist layer except for one dielectric layer;
- step S106 referring to FIG. 10, using the second photoresist layer 209 as an etch mask, an etching process is performed to remove all the layers not covered by the second photoresist layer 209, and all the layers include: The second semiconductor layer 206, the first protective layer 207, and the second metal layer 208.
- Step S107 removing the second photoresist layer and covering the substrate with the second protective layer.
- step S107 referring to FIG. 11, the second photoresist layer 209 is exposed using a conventional mask process, and then the second photoresist layer 209 is removed.
- the second protective layer 210 is covered on the substrate 204.
- the second protective layer 210 may be formed of a dielectric material such as a silicon nitride layer, a silicon oxide layer or silicon oxynitride. Chemical vapor deposition or other thin film techniques are deposited to form the same material as the first protective layer 207, although it may or may not be the same.
- Figure 13 is a cross-sectional structural view showing an embodiment of a thin film transistor substrate of the present invention.
- the thin film transistor substrate of the present embodiment includes a dielectric layer 302 , a first metal layer 303 , a first semiconductor layer 304 , a second semiconductor layer 305 , a first protective layer 306 , a second metal layer 307 , and The second protective layer 308.
- the dielectric layer 302 is disposed on the substrate 301, and includes a first region dielectric layer P1 and a second region dielectric layer P2. A channel is disposed between the first region dielectric layer P1 and the second region dielectric layer P2 ( Not marked).
- the first metal layer 303 is disposed on the dielectric layer 302.
- the first semiconductor layer 304 is disposed on the first metal layer 303.
- the second semiconductor layer 305 is disposed on the first semiconductor layer 304 and the channel.
- the first protective layer 306 is disposed on the second semiconductor layer 305.
- the second metal layer 307 is disposed on the first protective layer 306.
- the second protective layer 308 covers the surface of the base 301 other than the second metal layer 307 and the second metal layer 307.
- the material used by the dielectric layer 302, the first metal layer 303, the first semiconductor layer 304, the second semiconductor layer 305, the first protective layer 306, the second metal layer 307, and the second protective layer 308 is The same as the previous embodiment, and details are not described herein again.
- Figure 14 is a plan view showing a pixel region in a thin film transistor substrate of the present invention.
- Another embodiment of the present invention provides a liquid crystal display device including a color filter substrate and a thin film transistor substrate.
- the color filter substrate is disposed in parallel with the thin film transistor substrate.
- the thin film transistor substrate may be the thin film crystal substrate of any of the above embodiments, and details are not described herein again.
- the invention only adopts two mask processes of half exposure and ordinary mask, which reduces the number of mask processes, thereby greatly simplifying the process of the thin film transistor substrate.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Thin Film Transistor (AREA)
- Liquid Crystal (AREA)
Abstract
一种薄膜晶体管基板及其制造方法和液晶显示装置,该方法包括:依序在基体(204)上沉积介电层(201)、第一金属层(202)以及第一半导体层(203);利用半曝光技术形成第一光阻层(205);移除部分介电层(201)、第一金属层(202)以及第一半导体层(203),并且使部分介电层(201)曝露;移除第一光阻层(205),并且依序在基体(204)上覆盖第二半导体层(206)、第一保护层(207)、第二金属层(208);形成第二光阻层(209);移除基体(204)上未被遮盖的所有层体;移除第二光阻层(209),覆盖第二保护层(210)。本发明只采用半曝光和普通光罩两道光罩制程,减少了光罩制程的数目,从而大大简化了薄膜晶体管基板的制程。
Description
【技术领域】
本发明涉及液晶显示技术领域,具体而言涉及一种薄膜晶体管(Array)基板及其制造方法和液晶显示装置。
【背景技术】
一般而言,薄膜晶体管液晶显示器(TFT-LCD)的制作过程主要包含薄膜晶体管数组电路工程(TFT Array
Engineering)、面板组装工程(Cell Engineering)及模块工程(Module
Engineering)三个部分,其中薄膜晶体管数组电路工程主要是在玻璃基板上形成矩阵排列的薄膜晶体管电路。
现有技术薄膜晶体管电路需要利用五道光罩制程来完成薄膜晶体管的制作,随着大尺寸面板需求的增加,用于大尺寸面板的光罩制程的尺寸也随之增加,大尺寸面板受制于光罩的数量及造价,而无法降低成本。而且,光罩制程中需进行光阻涂布、软烤、硬烤、曝光、显影、刻蚀及移除光阻等步骤,需花费许多制程时间。
有鉴于此,如何减少光罩制程以及使用的光罩的数目,实为目前企业需要解决的技术问题。
【发明内容】
本发明主要解决的技术问题是提供一种薄膜晶体管基板及其制造方法和液晶显示装置,以减少光罩制程及所需使用的光罩的数目,简化基板的制程。
为解决上述技术问题,本发明采用的一个技术方案是:提供薄膜晶体管基板的制造方法,包括以下步骤:依序在基体上沉积介电层、第一金属层以及第一半导体层;利用半曝光(HALF
TONE)技术在第一半导体层上形成厚薄不一的第一光阻层;移除未被第一光阻层遮盖的介电层、第一金属层以及第一半导体层,并且使对应第一光阻层较薄区域的介电层的表面曝露;移除第一光阻层,并且依序在基体上覆盖第二半导体层、第一保护层、第二金属层,第二金属层用于形成薄膜晶体管和栅极线;在第二金属层上对应薄膜晶体管和栅极线的位置形成第二光阻层;除一侧介电层外,移除掉基体上未被第二光阻层遮盖区域的所有层体;移除第二光阻层,并在基体上覆盖第二保护层。
其中,所述利用半曝光技术在第一半导体层上形成厚薄不一的第一光阻层的步骤包括:利用半曝光技术在第一半导体层上形成间隔设置的第一区域的第一光阻层和第二区域的第一光阻层,其中第二区域的第一光阻层厚薄不一。
其中,所述移除未被第一光阻层遮盖的介电层、第一金属层以及第一半导体层的步骤包括:刻蚀掉未被第一区域、第二区域的第一光阻层遮盖的介电层、第一金属层以及第一半导体层;进行灰化制程,直至移除位于第二区域的第一光阻层的较薄区域;依次进行干法刻蚀和湿法刻蚀,移除第二区域的未被第一光阻层遮盖的第一金属层和第一半导体层,暴露出相应的部分介电层。
其中,所述除一侧介电层外,移除掉基体上未被第二光阻层遮盖区域的所有层体的步骤包括:除一侧介电层外,依次经过湿法刻蚀和干式刻蚀移除掉基体上未被第二光阻层遮盖区域的所有层体。
其中,介电层是氧化铟锡(ITO)玻璃层,第一半导体层是掺入n+杂质的非晶硅层,第二半导体层是非晶硅层,第一保护层和第二保护层均是氮化硅层。
为解决上述技术问题,本发明采用的另一个技术方案是:提供一种薄膜晶体管基板,包括:介电层,设置于基体上,包含第一区域介电层和第二区域介电层,第一区域介电层和第二区域介电层之间设置一信道;第一金属层,设置于介电层上;第一半导体层,设置于第一金属层上;第二半导体层,设置于第一半导体层和信道上;第一保护层,设置于第二半导体层上;第二金属层,设置于第一保护层上;第二保护层,覆盖第二金属层以及第二金属层之外的基体表面。
其中,介电层是氧化铟锡玻璃层。
其中,第一半导体层是掺入n+杂质的非晶硅层,第二半导体层是非晶硅层。
其中,第一保护层和第二保护层均是氮化硅层。
为解决上述技术问题,本发明采用的另一个技术方案是:提供一种液晶显示装置,包括:平行间隔设置的彩色滤光片基板和薄膜晶体管基板。
其中,所述薄膜晶体管基板包括:基体;介电层,设置于基体的邻近彩色滤光片基板的表面上,包含第一区域介电层和第二区域介电层,第一区域介电层和所述第二区域介电层之间设置一信道;第一金属层,设置于介电层上;第一半导体层,设置于第二金属层上;第二半导体层,设置于第一半导体层和信道上;第一保护层,设置于第二半导体层上;第二金属层,设置于第二半导体层上;第二保护层,覆盖第二金属层以及第二金属层之外的基体表面。
其中,介电层是氧化铟锡玻璃层。
其中,第一半导体层是掺入n+杂质的非晶硅层,第二半导体层是非晶硅层。
其中,第一保护层和第二保护层均是氮化硅层。
本发明的有益效果是:本发明中,只采用半曝光和普通光罩两道光罩制程,减少了光罩制程的数目,从而大大简化了薄膜晶体管基板的制程。
【附图说明】
图1是本发明薄膜晶体管基板的制造方法一实施例的流程图;
图2是本发明薄膜晶体管基板的制造方法实施例中形成介电层、第一金属层和第一半导体层的示意图;
图3是本发明薄膜晶体管基板的制造方法实施例中形成第一光阻层的示意图;
图4是本发明薄膜晶体管基板的制造方法实施例中刻蚀未被第一光阻层覆盖位置的示意图;
图5是本发明薄膜晶体管基板的制造方法实施例中进行灰化处理的示意图;
图6是本发明薄膜晶体管基板的制造方法实施例中进行刻蚀的示意图;
图7是本发明薄膜晶体管基板的制造方法实施例中移除第一光阻层的示意图;
图8是本发明薄膜晶体管基板的制造方法实施例中形成第二半导体层、第一保护层和第二金属层的示意图;
图9是本发明薄膜晶体管基板的制造方法实施例中形成第二光阻层的示意图;
图10是本发明薄膜晶体管基板的制造方法实施例中刻蚀未被第二光阻层覆盖位置的示意图;
图11是本发明薄膜晶体管基板的制造方法实施例中移除第二光阻层的示意图;
图12是本发明薄膜晶体管基板的制造方法实施例中形成第二保护层的示意图;
图13是本发明薄膜晶体管基板的一实施例的结构示意图;
图14是本发明薄膜晶体管基板中一个像素区域的平面示意图。
【具体实施方式】
下面结合附图和实施例对本发明进行详细说明。
图1是本发明薄膜晶体管基板的制造方法一实施例的流程图。如图1所示,本实施例的薄膜晶体管基板的制造方法包括如下步骤:
步骤S101:依序在基体上沉积介电层、第一金属层以及第一半导体层;
在步骤S101中,参阅图2,第一半导体层204可为玻璃基体、塑料基体或可挠式基体。介电层201为氧化铟锡ITO玻璃层,也可以采用氧化硅、氮化硅或上述组合。第一金属层202可由金属,如铝、钼、钛、铬、铜,或前述金属的氧化物,如氧化钛,或前述金属的合金或其它导电材料构成。第一半导体层203为掺入n+杂质的非晶硅层。
步骤S102:利用半曝光HALF TONE技术在第一半导体层上形成厚薄不一的第一光阻层;
在步骤S102中,参阅图3,在第一半导体层203形成后,接着在第一半导体层203上形成第一光阻层205。该第一光阻层205可利用半曝光技术进行第一次光罩制程。利用半曝光技术在曝光过程中各区域的透光度不同,借此来形成区域厚度不同的第一光阻层205。第一光阻层205包含第一区域D1和第二区域D2,其中第一区域D1和第二区域D2是间隔设置的,中间的间隔界定出信道。第一区域D1可界定出薄膜晶体管的源极的图案。第二区域D2的第一光阻层205厚薄不一,厚的区域可界定出薄膜晶体管的汲极的图案,薄的区域用以使部分的介电层201曝露。
在本实施例中,半曝光技术通常包括:利用半透过的掩模板进行半曝光,即半灰阶光罩技术。在曝光前,将制板数据进行设计形成曝光数据图。然后设置掩模板(即俗称的光罩),按照曝光数据图并利用掩模板对光阻进行曝光。曝光后进行一次显影和一次刻蚀,后续再进行掩模板清洗以及灰化处理。
在本实施例中,利用半曝光技术,在一次曝光过程后即可呈现出普通光罩制程需要的曝光部分、半曝光部分以及未曝光部分这三种曝光层次,并且能够形成两种厚度的光阻,同时感光剂利用这样的光阻厚度差异,将图案转写至基体204上的操作次数比一般情况少。
步骤S103:移除未被第一光阻层遮盖的介电层、第一金属层以及第一半导体层,并且使对应第一光阻层较薄区域的介电层的表面曝露;
在步骤S103中,参阅图4,以第一光阻层205为刻蚀屏蔽,进行刻蚀制程,移除未被第一光阻层205遮盖的介电层201、第一金属层202以及第一半导体层203。紧接着通入氧气进行灰化制程,减少第一光阻层205的厚度直至步骤S102中第二区域D2的较薄的第一光阻层205完全移除(见图5)。此时第一区域D1的第一光阻层205和第二区域D2中较厚区域的第一光阻层205厚度没有减少。进行干法刻蚀,移除第二区域D2内未被第一光阻层205遮盖的第一金属层202,接着采用湿法刻蚀,移除第二区域D2内未被第一光阻层205遮盖的第一半导体层203(见图6)。
步骤S104:移除第一光阻层,并且依序在基体上覆盖第二半导体层、第一保护层、第二金属层,第二金属层用于形成薄膜晶体管和栅极线;
在步骤S104中,参阅图7和图8,第二半导体层206采用的为掺入n+杂质的非晶硅层。第二金属层208可由金属,如铝、钼、钛、铬、铜,或前述金属的氧化物,如氧化钛,或前述金属的合金或其它导电材料构成,采用的材料可以与第一金属层202相同,也可不相同。第二金属层208形成后,通过刻蚀形成薄膜晶体管和栅极线,沉积第二金属层208的方法可以为磁控溅射法,刻蚀的方法可以为湿刻。磁控溅射法是一种在高真空充入适量的氩气,通过施加几百K
直流电压,在镀膜室内产生磁控型异常辉光放电,使氩气发生电离。氩离子被阴极加速并轰击阴极靶表面,将金属靶材表面原子溅射出来沉积在基体表面上形成薄膜的一种沉积方法。
第一保护层207可由氮化硅层、氧化硅层或氮氧化硅等介电材料构成,由化学气相沉积(CVD)或其它薄膜技术沉积形成。在本实施例中,化学气相沉积是半导体工业中应用最为广泛的用来沉积多种材料的技术,包括大范围的绝缘材料,大多数金属材料和金属合金材料。主要制程为:将两种或两种以上的气态原材料导入到一个反应室内,然后两者之间发生化学反应,形成一种新的材料,沉积到晶片表面上。淀积氮化硅膜(Si3N4)就是一个很好的例子,它是由硅烷和氮反应形成的。化学气相沉积法是传统的制备薄膜的技术,其原理是利用气态的先驱反应物,通过原子、分子间化学反应,使得气态的先驱反应物中的某些成分分解,而在基体上形成薄膜。化学气相沉积包括常压化学气相沉积、等离子体辅助化学沉积、激光辅助化学沉积、金属有机化合物沉积等。
步骤S105:在第二金属层上对应薄膜晶体管和栅极线的位置形成第二光阻层;
在步骤S105中,参阅图9,在第二金属层208形成后,接着在第二金属层208上对应薄膜晶体管和栅极线的位置形成第二光阻层209,第二光阻层209覆盖信道、源极部分以及汲极部分。
步骤S106:除一侧介电层外,移除掉基体上未被第二光阻层遮盖区域的所有层体;
在步骤S106中,参阅图10,利用第二光阻层209为刻蚀屏蔽,进行刻蚀制程,移除未被第二光阻层209遮盖的所有层体,所述的所有层体包括:第二半导体层206、第一保护层207、第二金属层208。
步骤S107:移除第二光阻层,并在基体上覆盖第二保护层。
在步骤S107中,参阅图11,采用普通光罩制程,对第二光阻层209进行曝光,而后将第二光阻层209移除。参阅图12,移除第二光阻层209后,在基体204上覆盖第二保护层210,第二保护层210可由氮化硅层、氧化硅层或氮氧化硅等介电材料构成,由化学气相沉积或其它薄膜技术沉积形成,采用的材料可以与第一保护层207相同,当然也可以不相同。
图13是本发明薄膜晶体管基板的一实施例的截面结构示意图。如图13所示,本实施例的薄膜晶体管基板包括:介电层302、第一金属层303、第一半导体层304、第二半导体层305、第一保护层306、第二金属层307以及第二保护层308。
其中,介电层302设置于基体301上,包含第一区域介电层P1和第二区域介电层P2,第一区域介电层P1和第二区域介电层P2之间设置一信道(未标示)。第一金属层303设置于介电层302上。第一半导体层304设置于第一金属层303上。第二半导体层305设置于第一半导体层304和信道上。第一保护层306设置于第二半导体层305上。第二金属层307设置于第一保护层306上。第二保护层308覆盖第二金属层307以及第二金属层307之外的基体301表面。
在本实施例中,介电层302、第一金属层303、第一半导体层304、第二半导体层305、第一保护层306、第二金属层307以及第二保护层308采用的材料与上一实施例的相同,此处不再赘述。
图14是本发明薄膜晶体管基板中一个像素区域的平面示意图。
本发明的另一实施例液晶显示装置包括:彩色滤光片基板和薄膜晶体管基板。
其中,彩色滤光片基板与薄膜晶体管基板平行间隔设置。薄膜晶体管基板可以是上述任一实施例的薄膜晶体基板,此处不再赘述。
本发明只采用半曝光和普通光罩两道光罩制程,减少了光罩制程的数目,从而大大简化了薄膜晶体管基板的制程。
以上所述仅为本发明的实施例,并非因此限制本发明的专利范围,凡是利用本发明说明书及附图内容所作的等效结构或等效流程变换,或直接或间接运用在其他相关的技术领域,均同理包括在本发明的专利保护范围内。
Claims (13)
- 一种薄膜晶体管基板的制造方法,其特征在于,包括:依序在基体上沉积介电层、第一金属层以及第一半导体层;利用半曝光技术在所述第一半导体层上形成厚薄不一的第一光阻层;移除未被所述第一光阻层遮盖的介电层、第一金属层以及第一半导体层,并且使对应所述第一光阻层较薄区域的介电层的表面曝露。移除所述第一光阻层,并且依序在所述基体上覆盖第二半导体层、第一保护层、第二金属层,所述第二金属层用于形成薄膜晶体管和栅极线;在所述第二金属层上对应所述薄膜晶体管和栅极线的位置形成第二光阻层;除一侧介电层外,移除掉所述基体上未被第二光阻层遮盖的所有层体;移除所述第二光阻层,并在所述基体上覆盖第二保护层。
- 根据权利要求1所述的方法,其特征在于:所述利用半曝光技术在第一半导体层上形成厚薄不一的第一光阻层步骤包括:利用半曝光技术在第一半导体层上形成间隔设置的第一区域的第一光阻层和第二区域的第一光阻层,其中第二区域的第一光阻层厚薄不一。
- 根据权利要求2所述的方法,其特征在于:所述移除未被第一光阻层遮盖的介电层、第一金属层以及第一半导体层的步骤包括:刻蚀掉未被所述第一区域、第二区域的第一光阻层遮盖的介电层、第一金属层以及第一半导体层;进行灰化制程,直至移除位于所述第二区域的第一光阻层的较薄区域;依次进行干法刻蚀和湿法刻蚀,移除所述第二区域的未被第一光阻层遮盖的第一金属层和第一半导体层,暴露出相应的部分介电层。
- 根据权利要求1所述的方法,其特征在于:所述除一侧介电层外,移除掉所述基体上未被第二光阻层遮盖区域的所有层体的步骤包括:除一侧介电层外,依次经过湿法刻蚀和干式刻蚀移除掉所述基体上未被第二光阻层遮盖区域的所有层体。
- 根据权利要求1所述的方法,其特征在于:所述介电层是氧化铟锡玻璃层,所述第一半导体层是掺入n+杂质的非晶硅层,所述第二半导体层是非晶硅层,所述第一保护层和第二保护层均是氮化硅层。
- 一种薄膜晶体管基板,其特征在于,包括:介电层,设置于基体上,包含第一区域介电层和第二区域介电层,所述第一区域介电层和所述第二区域介电层之间设置一信道;第一金属层,设置于所述介电层上;第一半导体层,设置于所述第一金属层上;第二半导体层,设置于所述第一半导体层和信道上;第一保护层,设置于所述第二半导体层上;第二金属层,设置于所述第一保护层上;第二保护层,覆盖所述第二金属层以及第二金属层之外的基体表面。
- 根据权利要求6所述的基板,其特征在于:所述介电层是氧化铟锡玻璃层。
- 根据权利要求7所述的基板,其特征在于:所述第一半导体层是掺入n+杂质的非晶硅层,所述第二半导体层是非晶硅层。
- 根据权利要求6所述的基板,其特征在于:所述第一保护层和第二保护层均是氮化硅层。
- 一种液晶显示装置,包括平行间隔设置的彩色滤光片基板和薄膜晶体管基板,其特征在于,所述薄膜晶体管基板包括:基体;介电层,设置于基体的邻近彩色滤光片基板的表面上,包含第一区域介电层和第二区域介电层,所述第一区域介电层和所述第二区域介电层之间设置一信道;第一金属层,设置于所述介电层上;第一半导体层,设置于所述第一金属层上;第二半导体层,设置于所述第一半导体层和信道上;第一保护层,设置于所述第二半导体层上;第二金属层,设置于所述第一保护层上;第二保护层,覆盖所述第二金属层以及第二金属层之外的基体表面。
- 根据权利要求10所述的液晶显示装置,其特征在于:所述介电层是氧化铟锡玻璃层。
- 根据权利要求11所述的液晶显示装置,其特征在于:所述第一半导体层是掺入n+杂质的非晶硅层,所述第二半导体层是非晶硅层。
- 根据权利要求10所述的液晶显示装置,其特征在于:所述所述第一保护层和第二保护层均是氮化硅层。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/510,931 US20130162925A1 (en) | 2011-12-21 | 2012-03-02 | Thin-film Transistor Substrate and Manufacturing Method Thereof and Liquid Crystal Display Device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201110433181.3 | 2011-12-21 | ||
CN 201110433181 CN102543892B (zh) | 2011-12-21 | 2011-12-21 | 一种薄膜晶体管基板及其制造方法和液晶显示装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2013091306A1 true WO2013091306A1 (zh) | 2013-06-27 |
Family
ID=46350429
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2012/071836 WO2013091306A1 (zh) | 2011-12-21 | 2012-03-02 | 一种薄膜晶体管基板及其制造方法和液晶显示装置 |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN102543892B (zh) |
WO (1) | WO2013091306A1 (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112310120A (zh) * | 2020-10-22 | 2021-02-02 | Tcl华星光电技术有限公司 | 显示面板及显示面板的制备方法 |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105655403B (zh) * | 2014-12-03 | 2019-01-25 | 鸿富锦精密工业(深圳)有限公司 | 一种垂直型薄膜晶体管及其制作方法 |
CN109509765B (zh) * | 2017-09-14 | 2021-12-31 | 维信诺科技股份有限公司 | 一种有机发光显示屏及其制造方法 |
WO2020186450A1 (zh) * | 2019-03-19 | 2020-09-24 | 深圳市柔宇科技有限公司 | 薄膜晶体管及其制造方法、显示面板、显示装置 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060097260A1 (en) * | 2004-11-11 | 2006-05-11 | Quanta Display Inc. | Array substrates for use in liquid crystal displays and fabrication methods thereof |
CN101105615A (zh) * | 2006-06-29 | 2008-01-16 | Lg.菲利浦Lcd株式会社 | 液晶显示器件及其制造方法 |
US20090174835A1 (en) * | 2008-01-04 | 2009-07-09 | Samsung Electronics Co., Ltd. | Liquid crystal display and method of fabricating the same to have tft's with pixel electrodes integrally extending from one of the source/drain electrodes |
CN101894807A (zh) * | 2009-05-22 | 2010-11-24 | 北京京东方光电科技有限公司 | Tft-lcd阵列基板及其制造方法 |
CN101963726A (zh) * | 2009-07-24 | 2011-02-02 | 北京京东方光电科技有限公司 | Ffs型tft-lcd阵列基板及其制造方法 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI358053B (en) * | 2002-12-06 | 2012-02-11 | Samsung Electronics Co Ltd | Liquid crystal display device having a thin film t |
KR100870701B1 (ko) * | 2002-12-17 | 2008-11-27 | 엘지디스플레이 주식회사 | 액정표시장치용 어레이기판과 그 제조방법 |
KR101189709B1 (ko) * | 2006-10-09 | 2012-10-10 | 삼성디스플레이 주식회사 | 표시 기판, 이의 제조 방법 및 이를 구비하는 표시 장치 |
CN101840117B (zh) * | 2009-03-16 | 2014-02-19 | 北京京东方光电科技有限公司 | Tft-lcd阵列基板及其制造方法 |
-
2011
- 2011-12-21 CN CN 201110433181 patent/CN102543892B/zh not_active Expired - Fee Related
-
2012
- 2012-03-02 WO PCT/CN2012/071836 patent/WO2013091306A1/zh active Application Filing
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060097260A1 (en) * | 2004-11-11 | 2006-05-11 | Quanta Display Inc. | Array substrates for use in liquid crystal displays and fabrication methods thereof |
CN101105615A (zh) * | 2006-06-29 | 2008-01-16 | Lg.菲利浦Lcd株式会社 | 液晶显示器件及其制造方法 |
US20090174835A1 (en) * | 2008-01-04 | 2009-07-09 | Samsung Electronics Co., Ltd. | Liquid crystal display and method of fabricating the same to have tft's with pixel electrodes integrally extending from one of the source/drain electrodes |
CN101894807A (zh) * | 2009-05-22 | 2010-11-24 | 北京京东方光电科技有限公司 | Tft-lcd阵列基板及其制造方法 |
CN101963726A (zh) * | 2009-07-24 | 2011-02-02 | 北京京东方光电科技有限公司 | Ffs型tft-lcd阵列基板及其制造方法 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112310120A (zh) * | 2020-10-22 | 2021-02-02 | Tcl华星光电技术有限公司 | 显示面板及显示面板的制备方法 |
CN112310120B (zh) * | 2020-10-22 | 2024-01-26 | Tcl华星光电技术有限公司 | 显示面板及显示面板的制备方法 |
Also Published As
Publication number | Publication date |
---|---|
CN102543892B (zh) | 2013-12-18 |
CN102543892A (zh) | 2012-07-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2530990B2 (ja) | 薄膜トランジスタ・マトリクスの製造方法 | |
US8956926B2 (en) | Method for manufacturing self-aligned thin film transistor | |
CN101894807B (zh) | Tft-lcd阵列基板及其制造方法 | |
WO2013116992A1 (zh) | 一种薄膜晶体管阵列基板及其制作方法 | |
WO2019015020A1 (zh) | 一种液晶显示面板的制作方法 | |
WO2013116995A1 (zh) | 一种薄膜晶体管阵列基板及其制作方法 | |
WO2014012334A1 (zh) | 阵列基板的制造方法及阵列基板、显示装置 | |
WO2013116994A1 (zh) | 一种薄膜晶体管阵列基板及其制作方法 | |
WO2016119280A1 (zh) | 氧化物薄膜晶体管及其制作方法 | |
KR20070104296A (ko) | Tft lcd 어레이 기판 및 이를 제조하는 방법 | |
CN102034751B (zh) | Tft-lcd阵列基板及其制造方法 | |
WO2013091306A1 (zh) | 一种薄膜晶体管基板及其制造方法和液晶显示装置 | |
WO2019047357A1 (zh) | 一种oled显示面板及其制程 | |
WO2014121469A1 (zh) | 一种薄膜晶体管及其像素单元的制造方法 | |
WO2017054258A1 (zh) | Tft阵列基板的制备方法、tft阵列基板及显示装置 | |
WO2018032558A1 (zh) | 一种阵列基板及其制作方法 | |
WO2017071054A1 (zh) | 一种显示面板及其制造方法 | |
WO2013123786A1 (zh) | 薄膜晶体管阵列基板及其制作方法 | |
WO2013159520A1 (zh) | 薄膜晶体管阵列基板及其制造方法和液晶显示器 | |
WO2017152451A1 (zh) | Ffs模式的阵列基板及制作方法 | |
WO2017152450A1 (zh) | Ffs模式的阵列基板及制作方法 | |
WO2013166668A1 (zh) | 一种薄膜晶体管阵列基板及其制作方法 | |
WO2019071675A1 (zh) | 一种薄膜晶体管及其制作方法 | |
JP2004226890A (ja) | 液晶表示装置とその製造方法 | |
US20130162925A1 (en) | Thin-film Transistor Substrate and Manufacturing Method Thereof and Liquid Crystal Display Device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 13510931 Country of ref document: US |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 12860145 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 12860145 Country of ref document: EP Kind code of ref document: A1 |