WO2010070895A1 - 不揮発性記憶装置及びその書き込み方法 - Google Patents
不揮発性記憶装置及びその書き込み方法 Download PDFInfo
- Publication number
- WO2010070895A1 WO2010070895A1 PCT/JP2009/006917 JP2009006917W WO2010070895A1 WO 2010070895 A1 WO2010070895 A1 WO 2010070895A1 JP 2009006917 W JP2009006917 W JP 2009006917W WO 2010070895 A1 WO2010070895 A1 WO 2010070895A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- circuit
- voltage
- substrate
- resistance
- writing
- Prior art date
Links
- 238000003860 storage Methods 0.000 title claims abstract description 12
- 238000000034 method Methods 0.000 title claims description 104
- 239000000758 substrate Substances 0.000 claims description 241
- 230000008859 change Effects 0.000 claims description 142
- 238000009792 diffusion process Methods 0.000 claims description 34
- 229910044991 metal oxide Inorganic materials 0.000 claims description 4
- 150000004706 metal oxides Chemical group 0.000 claims description 4
- 230000004044 response Effects 0.000 abstract description 2
- 239000010410 layer Substances 0.000 description 99
- 230000008569 process Effects 0.000 description 60
- 230000000694 effects Effects 0.000 description 20
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 20
- 229910001936 tantalum oxide Inorganic materials 0.000 description 20
- 239000004065 semiconductor Substances 0.000 description 14
- 238000010586 diagram Methods 0.000 description 13
- 238000012545 processing Methods 0.000 description 13
- 230000001629 suppression Effects 0.000 description 9
- 230000003247 decreasing effect Effects 0.000 description 8
- 238000004544 sputter deposition Methods 0.000 description 6
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 5
- 239000001301 oxygen Substances 0.000 description 5
- 229910052760 oxygen Inorganic materials 0.000 description 5
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Substances [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 5
- 230000000638 stimulation Effects 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 230000002457 bidirectional effect Effects 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 229910052751 metal Inorganic materials 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- 239000002356 single layer Substances 0.000 description 4
- 238000003491 array Methods 0.000 description 3
- 239000010949 copper Substances 0.000 description 3
- 238000009826 distribution Methods 0.000 description 3
- 239000010408 film Substances 0.000 description 3
- PXHVJJICTQNCMI-UHFFFAOYSA-N nickel Substances [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 3
- KDLHZDBZIXYQEI-UHFFFAOYSA-N palladium Substances [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 3
- 229920002120 photoresistant polymer Polymers 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 229910000449 hafnium oxide Inorganic materials 0.000 description 2
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 239000011159 matrix material Substances 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 2
- 239000010409 thin film Substances 0.000 description 2
- 230000007704 transition Effects 0.000 description 2
- 229910052845 zircon Inorganic materials 0.000 description 2
- GFQYVLUOOAAOGM-UHFFFAOYSA-N zirconium(iv) silicate Chemical compound [Zr+4].[O-][Si]([O-])([O-])[O-] GFQYVLUOOAAOGM-UHFFFAOYSA-N 0.000 description 2
- MYMOFIZGZYHOMD-UHFFFAOYSA-N Dioxygen Chemical compound O=O MYMOFIZGZYHOMD-UHFFFAOYSA-N 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 229910001882 dioxygen Inorganic materials 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 229910052741 iridium Inorganic materials 0.000 description 1
- GKOZUEZYRPOHIO-UHFFFAOYSA-N iridium atom Chemical compound [Ir] GKOZUEZYRPOHIO-UHFFFAOYSA-N 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 238000005546 reactive sputtering Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 230000001568 sexual effect Effects 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 238000012795 verification Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/101—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including resistors or capacitors only
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0069—Writing or programming circuits or methods
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/20—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having two electrodes, e.g. diodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/80—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays
- H10B63/84—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays arranged in a direction perpendicular to the substrate, e.g. 3D cell arrays
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/70—Resistive array aspects
- G11C2213/71—Three dimensional array
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/70—Resistive array aspects
- G11C2213/72—Array wherein the access device being a diode
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/70—Resistive array aspects
- G11C2213/77—Array wherein the memory element being directly connected to the bit lines and word lines without any access device being used
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/021—Formation of switching materials, e.g. deposition of layers
- H10N70/026—Formation of switching materials, e.g. deposition of layers by physical vapor deposition, e.g. sputtering
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/061—Shaping switching materials
- H10N70/063—Shaping switching materials by etching of pre-deposited switching material layers, e.g. lithography
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
- H10N70/24—Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/821—Device geometry
- H10N70/826—Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/883—Oxides or nitrides
- H10N70/8833—Binary metal oxides, e.g. TaOx
Definitions
- the present invention relates to a nonvolatile memory device including a so-called variable resistance nonvolatile memory element (resistance variable element) whose resistance value reversibly changes based on an electrical signal and a writing method thereof.
- a nonvolatile memory device including a so-called variable resistance nonvolatile memory element (resistance variable element) whose resistance value reversibly changes based on an electrical signal and a writing method thereof.
- the nonvolatile memory device includes a plurality of memory cells provided in a matrix corresponding to intersections of a plurality of word lines arranged in parallel to each other and a plurality of bit lines arranged to intersect the word lines. (Resistance change element).
- Each memory cell includes a resistance change layer whose resistance value changes according to an electrical signal applied between a word line and a bit line, and reads / writes information using the resistance change of the resistance change layer. Is done.
- variable resistance element in order to realize a stable operation, it is necessary to surely change the resistance value of the variable resistance layer in the variable resistance element.
- the driving in the word line driving circuit and the bit line driving circuit that applies the writing voltage to each of the word line and the bit line. It is conceivable to increase the transistor size (gate width, etc.). However, increasing the size of such a transistor leads to an increase in the size of the above-described word line driving circuit and bit line driving circuit, which is not preferable.
- the present invention has been made in view of such circumstances, and a main object of the present invention is a cross-point type nonvolatile memory capable of realizing stable operation without increasing the size of the drive circuit for the word line and the bit line. It is an object of the present invention to provide a sexual storage device and a writing method thereof.
- an embodiment of a nonvolatile memory device includes a substrate, a plurality of first wirings formed in parallel to each other on the substrate, and the plurality of first wirings.
- a plurality of second wirings formed so as to be three-dimensionally intersected with the plurality of first wirings in a plane parallel to the main surface of the substrate, and the plurality of first wirings; Provided corresponding to a three-dimensional intersection with a plurality of second wirings, interposed between the first wiring and the second wiring, and applied between the first wiring and the second wiring.
- a memory cell array having a plurality of resistance change elements whose resistance state changes reversibly between a low resistance state and a high resistance state based on the polarity of the voltage to be applied, and a predetermined voltage applied to the plurality of first wirings.
- a first drive circuit including a transistor to be applied; and the plurality of second circuits
- a second driving circuit including a transistor for applying a predetermined voltage to the wiring, and selecting at least one resistance change element from the memory cell array by the first driving circuit and the second driving circuit.
- a substrate bias circuit that applies a bias voltage to the substrate on which the transistors included in the first drive circuit and the second drive circuit are formed, and the resistance change element selected by the selection circuit
- a writing circuit for supplying an electric signal for writing, and transistors included in the first driving circuit and the second driving circuit are formed in a region of the first conductivity type in the substrate, and A second conductivity type first diffusion region having a polarity opposite to that of the first conductivity type, a gate, and a second diffusion region of the second conductivity type.
- At least one of the transistors included in the first drive circuit and the second drive circuit when an electrical signal for writing is given by the write circuit to the variable resistance element selected in the circuit A bias voltage is applied to the first conductivity type region in the substrate where the transistor is formed so as to be in the forward direction with respect to the first diffusion region and the second diffusion region.
- a bias voltage is applied to the substrate of the driving transistor constituting the selection circuit for selecting the variable resistance element so as to be in the forward direction with respect to the driving transistor.
- the on-resistance of the driving transistor is reduced due to the substrate bias effect, and a large voltage is applied to the resistance change element correspondingly, and as a result, without increasing the gate width of each driving transistor, The resistance value of the variable resistance element can be changed reliably. Therefore, a cross-point type nonvolatile memory device that can realize stable operation without increasing the size of the drive circuit for the word line and the bit line is realized.
- the magnitude of the bias voltage may be any voltage that is lower than the threshold voltage at which current flows from the bonded P-type semiconductor to the N-type semiconductor.
- the substrate bias circuit has an initial resistance value in which the resistance value of the resistance change element selected by the selection circuit is a resistance value when a voltage pulse is not yet applied after the resistance change element is manufactured.
- the bias voltage may be applied.
- the writing of the variable resistance element that performs the substrate bias may be limited to a case where the variable resistance element is initialized (or broken).
- the ON resistance of the driving transistor is reduced due to the substrate bias effect, and a larger voltage is applied to the resistance change element by that amount, thereby ensuring more certainty.
- Initialization processing is performed.
- the substrate bias circuit may apply the bias voltage when changing the resistance state of the variable resistance element selected by the selection circuit from a low resistance state to a high resistance state. That is, it is limited to the case where the resistance change element is changed from the low resistance state to the high resistance state (that is, “high resistance”, abbreviated “HR” for short) as writing to the resistance change element that performs the substrate bias. Also good. As a result, in the HR conversion, the ON resistance of the driving transistor is reduced due to the substrate bias effect, and a large voltage is applied to the resistance change element accordingly, so in the unstable high resistance state compared to the low resistance state. Variation in the resistance value of the variable resistance element is suppressed.
- the substrate bias circuit may be configured to perform the additional writing on the variable resistance element after the write that changes the resistance state of the variable resistance element selected by the selection circuit is failed. May be applied. That is, the writing to the variable resistance element that performs the substrate bias may be limited to the case of performing additional writing to the variable resistance element. As a result, in additional writing, which requires a larger voltage than normal writing, the ON resistance of the driving transistor is reduced due to the substrate bias effect, and a larger voltage is applied to the resistance change element by that amount. Additional writes are completed (or fewer times).
- the substrate bias circuit may apply the bias voltage when the number of times of writing with respect to the variable resistance element selected by the selection circuit reaches a predetermined number. That is, the writing to the resistance change element that performs the substrate bias may be limited to a refresh process, that is, a case where writing is performed with a larger writing voltage when a certain number of times is reached. As a result, in a refresh process that requires a larger voltage than normal writing, the ON resistance of the driving transistor is reduced due to the substrate bias effect, and a larger voltage is applied to the resistance change element by that amount. Refresh processing is performed.
- the first conductivity type region in the substrate may be a first conductivity type well formed in the substrate, and the substrate bias circuit may apply the bias voltage to the well.
- the driving transistor constituting the driving circuit may be formed in a well formed in the semiconductor substrate. Accordingly, since the substrate bias can be performed by applying a bias voltage to the well, the substrate bias can be performed while the substrate body is fixed to another potential (for example, ground).
- the variable resistance element is a metal oxide whose resistance state reversibly changes between a low resistance state and a high resistance state based on a polarity of a voltage applied between the first wiring and the second wiring. It may contain things. Thereby, a resistance change element that stably changes resistance is realized.
- the plurality of second wirings are a plurality of bit lines extending in the X direction in a plane parallel to the main surface of the substrate and formed in a plurality of layers in the Z direction perpendicular to the main surface of the substrate.
- the plurality of first wirings are a plurality of word lines extending in a Y direction orthogonal to the X direction in a plane parallel to a main surface of the substrate and formed in each layer between the bit lines, For each bit line group aligned in the Z direction, the variable resistance element is formed between the bit line and the word line at each intersection position of the plurality of bit lines and the plurality of word lines.
- a plurality of basic array planes having a common word line are arranged in the Y direction, and the even-numbered bit lines are connected in common to each of the basic array planes, and the odd layer Bit lines are connected in common and the non-volatile
- the storage device further includes a global bit line and first and second selection switch elements provided for each of the basic array planes, wherein the first selection switch element is a global switch associated with the basic array plane.
- the electrical connection and non-connection between the bit lines and the even-numbered bit lines connected in common in the basic array surface are controlled to be switched according to the even-numbered layer selection signal.
- the electrical connection and non-connection of the global bit lines related to the basic array surface and the odd-numbered bit lines connected in common on the basic array surface are controlled to be switched according to the odd-numbered layer selection signal.
- the substrate bias circuit further receives an electrical signal for writing to the even-numbered or odd-numbered bit lines connected in common on the selected basic array surface.
- the first selection transistor and the second selection substrate over which a transistor is formed may be applied bias voltage.
- an ultra-large capacity nonvolatile memory can be realized by applying a substrate bias to a driving transistor and a selection transistor that require a large number in a memory cell array having a multilayer structure.
- the present invention can be realized not only as a nonvolatile memory device but also as a writing method to a memory cell (more strictly, a resistance change element) in the nonvolatile memory device.
- one mode of a writing method is a writing method to a resistance change element included in a nonvolatile memory device, and a solid intersection of a plurality of first wirings and a plurality of second wirings on a substrate. And reversibly based on the polarity of the voltage applied via the first wiring and the second wiring, and interposed between the first wiring and the second wiring.
- First drive including a transistor for applying a predetermined voltage to the plurality of first wirings from a memory cell array including a plurality of resistance change elements whose resistance state changes between a low resistance state and a high resistance state.
- the second drive A substrate bias step of applying a bias voltage to the substrate on which the transistor included in the circuit is formed, and a writing step of supplying an electric signal for writing to the variable resistance element selected in the selection step,
- the transistors included in the first drive circuit and the second drive circuit are formed in a region of the first conductivity type in the substrate, and a first conductivity type first transistor having a polarity opposite to that of the first conductivity type.
- the variable resistance element selected in the selection step is subjected to writing by the writing step.
- an electrical signal is applied, at least one of the transistors included in the first driver circuit and the second driver circuit is Transistor on the first conductivity type region in the substrate which is formed, such that the forward direction with respect to the first diffusion region and the second diffusion region, a bias voltage is applied.
- variable resistance element when writing to the variable resistance element, a bias voltage is applied to the substrate of the driving transistor constituting the selection circuit for selecting the variable resistance element so as to be in the forward direction with respect to the driving transistor.
- the on-resistance of the driving transistor is reduced due to the substrate bias effect, and a large voltage is applied to the resistance change element correspondingly, and as a result, without increasing the gate width of each driving transistor, The resistance value of the variable resistance element can be changed reliably.
- the resistance value of the resistance change element selected in the selection step is an initial resistance value that is a resistance value when a voltage pulse is not yet applied after the resistance change element is manufactured.
- the bias voltage may be applied.
- the bias voltage may be applied when the resistance state of the variable resistance element selected in the selection step is changed from a low resistance state to a high resistance state.
- the ON resistance of the driving transistor is reduced due to the substrate bias effect, and a large voltage is applied to the resistance change element accordingly, so in the unstable high resistance state compared to the low resistance state. Variation in the resistance value of the variable resistance element is suppressed.
- the bias voltage is applied when additional writing is performed on the variable resistance element after the write that changes the resistance state of the variable resistance element selected in the selection step has failed. May be applied.
- additional writing which requires a larger voltage than normal writing, the ON resistance of the driving transistor is reduced due to the substrate bias effect, and a larger voltage is applied to the resistance change element by that amount. Additional writes are completed (or fewer times).
- the bias voltage may be applied when the number of times of writing with respect to the variable resistance element selected in the selection step reaches a predetermined number.
- the nonvolatile memory device and the writing method thereof according to the present invention it is possible to generate a voltage sufficient to change the resistance value of the variable resistance element without increasing the size of the driving transistor in the driving circuit of the memory cell array. Can do. Therefore, since the resistance value of the variable resistance element can be changed reliably, a stable operation can be realized without increasing the memory chip size.
- FIG. 1 is a cross-sectional view showing a configuration of a variable resistance element used in the nonvolatile memory device according to Embodiment 1 of the present invention.
- 2 (a) to 2 (c) are cross-sectional views showing a manufacturing process of the variable resistance element used in the nonvolatile memory device according to Embodiment 1 of the present invention.
- FIG. 3 is a block diagram showing a configuration of the nonvolatile memory device according to Embodiment 1 of the present invention.
- FIG. 4 is a perspective view showing the configuration (configuration corresponding to 4 bits) of part A in FIG.
- FIG. 5 is a cross-sectional view showing the configuration of the transistors included in the row selection circuit / driver and the column selection circuit / driver.
- FIG. 6 is a cross-sectional view showing a configuration of a memory cell included in the nonvolatile memory device according to Embodiment 1 of the present invention.
- FIG. 7 shows a voltage effectively applied to a resistance change element interposed between the word line and the bit line and a resistance value of the resistance change element when a predetermined voltage is applied between the word line and the bit line. It is a graph which shows the relationship.
- FIG. 8 is a timing chart showing an operation example of the nonvolatile memory device according to Embodiment 1 of the present invention.
- FIG. 9 is a flowchart showing a procedure of a writing method by the nonvolatile memory device according to Embodiment 1 of the present invention.
- FIG. 10 is a flowchart showing a procedure of a writing method by the nonvolatile memory device according to Embodiment 2 of the present invention.
- FIGS. 11A and 11B are graphs showing changes in the resistance state of the variable resistance element included in the nonvolatile memory device.
- 12A and 12B are graphs showing the distribution of resistance values when the variable resistance element is rewritten 100 times.
- FIG. 13 is a flowchart showing a procedure of a writing method by the nonvolatile memory device according to Embodiment 3 of the present invention.
- FIGS. 14A and 14B are timing charts showing an operation example of the nonvolatile memory device according to Embodiment 3 of the present invention.
- FIG. 15 is a graph showing a change in resistance state due to additional writing of a single variable resistance element.
- FIG. 16A is a flowchart showing the procedure of the writing method by the nonvolatile memory device according to Embodiment 4 of the present invention
- FIG. 16B is the writing step (S41) in FIG. It is a flowchart which shows a detailed procedure.
- FIG. 17 is a flowchart showing a procedure of a writing method by the nonvolatile memory device according to Embodiment 5 of the present invention.
- FIG. 18 is a perspective view showing a three-dimensional structure of a multilayer cross-point memory cell included in the nonvolatile memory device according to Embodiment 6 of the present invention.
- FIG. 19 is a graph showing the current-voltage relationship of the memory cell in the sixth embodiment of the present invention.
- FIG. 20 is a circuit diagram showing a configuration of a memory cell array in the nonvolatile memory device according to Embodiment 6 of the present invention.
- FIG. 21 is a diagram showing an equivalent circuit in which one basic array surface is developed into a single layer structure.
- FIG. 22 is a circuit diagram showing the memory cell array of FIG. 20 and its peripheral circuits.
- FIG. 23 is a circuit diagram showing a main part of the nonvolatile memory device according to Embodiment 6 of the present invention.
- FIG. 24 is a block diagram showing an overall configuration of a nonvolatile memory device according to Embodiment 6 of the present invention.
- FIG. 25 is a timing chart showing an operation example of the memory cell array of FIG. 26 (a) to 26 (c) are circuit diagrams of various memory cells that can be used in the embodiments of the present invention.
- FIG. 1 is a cross-sectional view showing a configuration of a variable resistance nonvolatile memory element (resistance variable element) used in the nonvolatile memory device according to Embodiment 1 of the present invention.
- the variable resistance element 10 includes a substrate 11, an oxide layer 12 formed on the substrate 11, a lower electrode 13 formed on the oxide layer 12, and a lower electrode 13.
- the resistance change layer 14 formed on the upper surface and the upper electrode 15 formed on the resistance change layer 14 are provided.
- the lower electrode 13 and the upper electrode 15 are electrically connected to the resistance change layer 14.
- variable resistance element 10 a layer (substrate 11, oxide layer 12) below the lower electrode 13 is shown as the variable resistance element 10, but at least the lower electrode 13 is used as the variable resistance element according to the present invention. And the resistance change layer 14 and the upper electrode 15 may be provided.
- the substrate 11 for example, a silicon single crystal substrate or a semiconductor substrate can be used.
- the present invention is not limited to this. Since the resistance change layer 14 can be formed at a relatively low substrate temperature, it is also possible to form the resistance change layer 14 on a resin material or the like.
- the lower electrode 13 and the upper electrode 15 are made of, for example, Au (gold), Pt (platinum), Ir (iridium), Pd (palladium), Ag (silver), Ni (nickel), W (tungsten), Cu ( Copper) and TaN (tantalum nitride) or the like.
- the resistance change layer 14 is a layer including a metal oxide whose resistance state reversibly changes between a low resistance state and a high resistance state based on a voltage pulse applied between the lower electrode 13 and the upper electrode 15.
- the first tantalum oxide layer 14a and the second tantalum oxide layer 14b are laminated.
- the first tantalum oxide layer 14a and the second tantalum oxide layer 14b are not insulators, and the oxygen content of the second tantalum oxide layer 14b is the same as that of the first tantalum oxide layer. It is higher than the oxygen content of 14a.
- variable resistance element 10 configured as described above can be manufactured as follows.
- FIGS. 2 (a) to 2 (c) are cross-sectional views showing manufacturing steps of the variable resistance element 10 used in the nonvolatile memory device according to Embodiment 1 of the present invention.
- an oxide layer 12 having a thickness of 200 nm is formed on a substrate 11 made of single crystal silicon by a thermal oxidation method. Then, a Pt thin film having a thickness of 100 nm as the lower electrode 13 is formed on the oxide layer 12 by a sputtering method. Thereafter, a first tantalum oxide layer 14a is formed on the lower electrode 13 by a reactive sputtering method using a Ta target.
- the deposition of the first tantalum oxide layer 14a can be performed under the conditions described below. That is, after setting the substrate in the sputtering apparatus, the inside of the sputtering apparatus is evacuated to about 8 ⁇ 10 ⁇ 6 Pa. Then, using tantalum as a target, the power is set to 1.6 kW, argon gas is supplied at 34 sccm, oxygen gas is supplied at 21 sccm, the pressure in the sputtering apparatus is maintained at 0.17 Pa, and sputtering is performed for 20 seconds. As a result, a first tantalum oxide layer having a resistivity of 6 m ⁇ cm and an oxygen content of about 61 at% (TaO 1.6 ) can be deposited to 30 nm.
- the outermost surface of the first tantalum oxide layer 14a is oxidized to modify its surface.
- a second tantalum oxide layer 14b having a higher oxygen content than the first tantalum oxide layer 14a is formed.
- a Pt thin film having a thickness of 150 nm as the upper electrode 15 is formed on the second tantalum oxide layer 14b by a sputtering method.
- the upper electrode 15 is preferably formed immediately after the second tantalum oxide layer 14b is deposited.
- a photoresist pattern 16 is formed by a photoresist process, and an element region 17 is formed by dry etching (see FIG. 2C).
- the element region 17 may have a square shape with a side of 0.5 ⁇ m, for example.
- the nonvolatile memory device of this embodiment includes a resistance change configured as described above at an intersection (a three-dimensional intersection) between a word line that is an example of a first wiring and a bit line that is an example of a second wiring. It is a cross-point type with an element interposed. Based on the voltage pulse applied between the word line and the bit line, the resistance change element 10 reversibly changes its resistance state between a low resistance state and a high resistance state. Details of the configuration will be described below.
- FIG. 3 is a block diagram showing the configuration of the nonvolatile memory device according to Embodiment 1 of the present invention.
- FIG. 4 is a perspective view showing a configuration (configuration corresponding to 4 bits) of part A in FIG.
- the nonvolatile memory device 100 includes a memory main body 101 on a semiconductor substrate, and the memory main body 101 is a memory cell array 102 configured as described later.
- a row selection circuit / driver 103 having a plurality of transistors (driving transistors) 103a for applying a predetermined voltage to each of a plurality of word lines included in the memory cell array 102, and a plurality of bit lines
- a column selection circuit / driver 104 having a plurality of transistors (driving transistors) 104a for applying a predetermined voltage to each, a write circuit 105 for writing information, and a current flowing through the selected bit line Sense amplifier 106 for detecting the amount and discriminating data “1” or “0”, and terminal DQ To and a data output circuit 107 for performing input and output processing of input and output data.
- the row selection circuit / driver 103 and the column selection circuit / driver 104 are examples of the first drive circuit and the second drive circuit according to the present invention, respectively.
- the row selection circuit / driver 103 and the column selection circuit / driver 104 constitute a selection circuit according to the present invention that selects at least one resistance change element from the memory cell array 102.
- the nonvolatile memory device 100 includes an address input circuit 108 that receives an address signal input from the outside, a control circuit 109 that controls the operation of the memory body 101 based on a control signal input from the outside, a row It further includes a transistor 103a included in the selection circuit / driver 103 and a substrate bias circuit 110 for forward-biasing a substrate on which the transistor 104a included in the column selection circuit / driver 104 is formed.
- the memory cell array 102 includes word lines WL0, WL1, WL2,..., which are examples of a plurality of first wirings formed in parallel to each other on a semiconductor substrate, and these word lines.
- a plurality of first lines are formed above WL0, WL1, WL2,... Parallel to each other in a plane parallel to the main surface of the semiconductor substrate and three-dimensionally intersecting with a plurality of word lines WL0, WL1, WL2,.
- Bit lines BL0, BL1, BL2,... which are an example of two wirings.
- memory cells M111, M112, M113, M121, M122, M123 provided in a matrix corresponding to the intersections of these word lines WL0, WL1, WL2,... And bit lines BL0, BL1, BL2,. , M131, M132, M133,... (Hereinafter referred to as “memory cells M111, M112,...”).
- the memory cells M111, M112,... Correspond to the resistance change element 10 described with reference to FIG. However, in the present embodiment, these memory cells M111, M112,... Have a current suppression element as will be described later with reference to FIG.
- the address input circuit 108 receives an address signal from an external circuit (not shown), outputs a row address signal to the row selection circuit / driver 103 based on the address signal, and outputs a column address signal to the column selection circuit / driver 104. Output to.
- the address signal is a signal indicating the address of a specific memory cell selected from among the plurality of memory cells M111, M112,.
- the row address signal is a signal indicating a row address among the addresses indicated by the address signal, and the column address signal is also a signal indicating a column address.
- control circuit 109 In the information write cycle, the control circuit 109 outputs a write signal instructing application of a write voltage to the write circuit 105 in accordance with the input data Din input to the data input / output circuit 107. On the other hand, in the information read cycle, the control circuit 109 outputs a read signal for instructing a read operation to the column selection circuit / driver 104.
- the row selection circuit / driver 103 is an example of a first driving circuit including a plurality of driving transistors that apply a predetermined voltage to each of a plurality of first wirings (here, word lines).
- a row address signal output from the circuit 108 is received, and any one of the plurality of word lines WL0, WL1, WL2,... Is selected in accordance with the row address signal, and the selected word line is selected.
- a predetermined voltage is applied.
- the column selection circuit / driver 104 is an example of a second drive circuit including a plurality of drive transistors for applying a predetermined voltage to each of a plurality of second wirings (here, bit lines).
- a column address signal output from the address input circuit 108 is received, and one of a plurality of bit lines BL0, BL1, BL2,... Is selected according to the column address signal, and the selected bit line is selected. Then, a writing voltage or a reading voltage is applied.
- the row selection circuit / driver 103 and the column selection circuit / driver 104 constitute a selection circuit that selects at least one memory cell (resistance change element) from the memory cell array 102 in accordance with a signal from the address input circuit 108.
- the write circuit 105 is an example of a write circuit that supplies a write electric signal to the variable resistance element selected by the selection circuit described above.
- the write circuit 105 A signal for instructing the driver 103 to apply a voltage to the selected word line, and a signal for instructing the column selection circuit to apply a write voltage to the selected bit line to the driver 104 Is output.
- the sense amplifier 106 detects a resistance state of the variable resistance element selected by the selection circuit described above, thereby reading out information (“0” / “1”) stored in the variable resistance element. For example, in the information read cycle, the amount of current flowing through the selected bit line to be read is detected, and data “1” or “0” is determined. The output data DO obtained as a result is output to an external circuit via the data input / output circuit 107.
- the substrate bias circuit 110 is provided in the row selection circuit / driver 103 by controlling the potentials of the P-type well in which the row selection circuit / driver 103 is formed and the P-type well in which the column selection circuit / driver 104 is formed.
- a substrate bias voltage can be applied to the transistor 103 a and the transistor 104 a included in the column selection circuit / driver 104.
- FIG. 5 is a cross-sectional view showing the configuration of the transistor 103a included in the row selection circuit / driver 103 (the same applies to the transistor 104a included in the column selection circuit / driver 104). More specifically, the transistor 103a included in the row selection circuit / driver 103 is formed in a first conductivity type region (here, P-type well 401a) formed in the N-type silicon substrate 11, A first diffusion region (here, drain 402a connected to a power source) of a second conductivity type (here, N type) having a polarity opposite to that of the first conductivity type, a gate insulating film 403a, a gate electrode 403b, This is a driving transistor (here, an NMOS transistor) composed of a second diffusion region (here, source 402b connected to the word line WLn) of the second conductivity type (here, N type).
- a driving transistor here, an NMOS transistor
- the P-type well 401a is connected to the substrate bias circuit 110 via the bias line WLB, and the substrate bias circuit 110 applies a voltage to the P-type well 401a via the bias line WLB, thereby causing the transistor 103a to be connected.
- a forward substrate bias voltage (a forward voltage with respect to the drain 402a and the source 402b, which is an N-type diffusion region, more strictly, a forward voltage with respect to the source 402b) can be applied. Thereby, the substrate potential of the transistor 103a is controlled.
- the transistor 104a included in the column selection circuit / driver 104 is formed in the N-type silicon substrate 11 and in the P-type well 401a connected to the substrate bias circuit 110 via the bias line BLB.
- a driving transistor here, an NMOS transistor
- an N type diffusion region here, a source 402b connected to the bit line BLn
- a forward substrate bias voltage is applied to the transistor 104a (forward with respect to the drain 402a and the source 402b which are N-type diffusion regions). (More strictly speaking, a forward voltage) can be applied to the source 402b. Thereby, the substrate potential of the transistor 104a is controlled.
- applying a forward substrate bias voltage means that a substrate region (or well) of the first conductivity type in which a transistor is formed and a source and a drain (particularly a source) of the transistor are formed. This means that a voltage is applied to the substrate region so that the second conductivity type diffusion region is forward-biased.
- the first conductivity type substrate region is a P-type semiconductor.
- the second conductivity type diffusion region is an N-type semiconductor, a positive voltage is applied to the first conductivity type substrate region with reference to the second conductivity type diffusion region, and vice versa.
- the first conductivity type substrate region is an N-type semiconductor and the second conductivity type diffusion region is a P-type semiconductor
- the second conductivity type diffusion region is used as a reference with respect to the first conductivity type substrate region. Applying a negative voltage to
- FIG. 6 is a cross-sectional view showing a configuration of the memory cell 120 included in the nonvolatile memory device according to Embodiment 1 of the present invention. Note that FIG. 6 shows the configuration in the B part of FIG.
- each memory cell 120 included in the nonvolatile memory device is a 1-bit memory element in which a resistance change element and a current suppression element are connected in series. It is interposed between a lower wiring 122 (corresponding to the word line WL1 in FIG. 4) which is a wiring and an upper wiring 121 (corresponding to the bit line BL1 in FIG. 4) which is also a copper wiring, and the lower electrode 127.
- the current suppressing layer 126, the internal electrode 125, the resistance change layer 124, and the upper electrode 123 are stacked in this order.
- the internal electrode 125, the resistance change layer 124, and the upper electrode 123 correspond to the lower electrode 13, the resistance change layer 14, and the upper electrode 15 in the resistance change element 10 shown in FIG.
- a current suppression layer (in this case, a bidirectional diode) is formed by sandwiching the current suppression layer 126 between the lower electrode 127 and the internal electrode 125 arranged above and below, and in series with the resistance change layer 124 via the internal electrode 125.
- This current suppressing element is an element typified by a diode, and exhibits a non-linear current characteristic with respect to a voltage.
- the current suppressing element has a bidirectional current characteristic with respect to the voltage, and conducts at a predetermined threshold voltage Vf (for example, +1 V or more or ⁇ 1 V or less with respect to one electrode). It is configured.
- Vf predetermined threshold voltage
- the region (P-type well 401a) of the substrate 11 where the transistors 103a and 104a included in the row selection circuit / driver 103 and the column selection circuit / driver 104 are formed is forward-biased. .
- the on-resistance of the transistor can be reduced, and the voltage applied to the variable resistance element can be increased.
- the resistance can be reliably changed.
- a favorable memory device can be realized without increasing the transistor size (particularly, the gate width of the transistor) of the row selection circuit / driver 103 and the column selection circuit / driver 104.
- characteristics of the nonvolatile memory device of this embodiment will be described with attention paid to the sizes of these transistors.
- FIG. 7 shows a voltage that is effectively applied to the resistance change element 10 interposed between the word line and the bit line when a predetermined voltage is applied between the word line and the bit line (hereinafter referred to as an element applied voltage).
- 4 is a graph showing the relationship between the resistance value of the variable resistance element 10 and the resistance value (hereinafter, element resistance value).
- the current suppression element selection diode that selects each resistance change element 10 is in an ON state (conduction state), and the resistance of the current suppression element is very small.
- the substrate bias is performed using the same bias voltage as that in the present embodiment.
- the relationship between the element applied voltage and the element resistance value when the variable resistance element 10 is shifted from the low resistance state to the high resistance state (when a positive voltage is applied) is represented by a graph C1.
- the relationship between the element applied voltage and the element resistance value when the state is shifted to the low resistance state (when a negative voltage is applied) is shown as a graph C2.
- FIG. 7 showing the results obtained under the above conditions, as can be seen by comparing the graph A1 and the graph B1, even when the same voltage is applied to the memory cell, the size of the transistors 103a and 104a is small. The device applied voltage is lower. This is the same when the graph A2 and the graph B2 are compared.
- the resistance value (on-resistance) when the transistors 103a and 104a are in the on state decreases in inverse proportion to the gate width W of the transistors 103a and 104a, and when the gate width W is small, the transistors 103a and 104a This is because the on-resistance is increased, thereby increasing the voltage applied to the transistors 103a and 104a and decreasing the voltage distributed to the resistance change element 10.
- the substrate bias of this embodiment is performed, so that the element It can be seen that the applied voltage can be increased. This is the same when the graph B2 and the graph C2 are compared. This is because by applying the substrate bias voltage in the forward direction, the threshold voltage can be lowered and the on-resistance can be reduced, so that the voltage applied to the transistors 103a and 104a is reduced and distributed to the resistance change element 10. This is because the voltage increases.
- the element applied voltage can be increased without increasing the size of the transistors 103a and 104a, and as a result, the resistance value of the resistance change element 10 can be reliably set. Can be changed. Therefore, stable operation of the nonvolatile memory device can be realized without increasing the size of the row selection circuit / driver and the column selection circuit / driver including the transistors 103a and 104a.
- the resistance change element 10 when the resistance change element 10 is increased in resistance (transition from the low resistance state to the high resistance state), the resistance change element 10 is in the low resistance state immediately before that, so that the resistance value of the resistance change element 10 is And the resistance relationship between the transistors 103a and 104a, the voltage distributed to the variable resistance element 10 itself is reduced. Therefore, the substrate bias in the present embodiment is more reliably applied to the resistance change element 10 when the resistance change element 10 has a higher resistance than when the resistance change element 10 has a low resistance (transition from the high resistance state to the low resistance state). This is effective as a method for applying a voltage.
- the threshold voltages of the transistors 103a and 104a are decreased.
- the PN junction diode formed in the P-type well 401a and the N-type diffusion regions of the transistors 103a and 104a is turned on.
- the threshold voltage must be set to 0.7V or less. More specifically, 0.5 V or less is desirable in order to more reliably prevent the phenomenon that current flows from the P-type well to the resistance change element.
- the present invention may of course use PMOS transistors.
- the conductivity type of the diffusion region of the well and the transistor has the opposite polarity to that of the NMOS transistor, and the polarity of the substrate bias applied to the well also has the opposite polarity.
- FIG. 8 is a timing chart showing an operation example of the nonvolatile memory device according to Embodiment 1 of the present invention.
- an example of operation when the variable resistance layer is assigned to the information “1” when the resistance change layer is in the high resistance state and the information “0” is assigned to the case where the resistance change layer is in the low resistance state is shown.
- the memory cells M111 and M122 For convenience of explanation, only the case where information is written to and read from the memory cells M111 and M122 is shown.
- VP in FIG. 8 indicates a pulse voltage necessary for the resistance change of the memory cell composed of the resistance change element and the current suppression element.
- Vf the relationship of VP / 2 ⁇ threshold voltage Vf is satisfied. This is because the leakage current flowing around the unselected memory cells can be suppressed. As a result, it is possible to suppress an excessive current supplied to the memory cell that does not need to write information, and to further reduce the current consumption. Further, there is an advantage that unintentional shallow writing (generally referred to as disturb) to unselected memory cells is suppressed.
- a write cycle time that is a time required for one write cycle is indicated by tW
- a read cycle time that is a time required for one read cycle is indicated by tR.
- the bias voltage VB is supplied to the bias line WLB by the substrate bias circuit 110 based on the signal from the write circuit 105.
- the bias voltage VB is applied to the substrate on which the transistor 103a included in the row selection circuit / driver 103 is formed.
- a pulse voltage VP having a pulse width tP is applied to the word line WL0 by the row selection circuit / driver 103, and a voltage of 0V is applied to the bit line BL0 by the column selection circuit / driver 104 according to the timing. Applied.
- a write voltage for writing information “1” to the memory cell M111 is applied, and as a result, the resistance change layer of the memory cell M111 has a high resistance. That is, information “1” is written in the memory cell M111.
- the threshold voltage of the transistor 103a can be lowered.
- the voltage applied to the memory cell M111 can be increased, and as a result, the resistance change layer of the memory cell M111 can be reliably increased in resistance.
- the bias voltage VB is supplied to the bias line BLB by the substrate bias circuit 110 based on the signal from the write circuit 105.
- the bias voltage VB is applied to the substrate on which the transistor 104a included in the column selection circuit / driver 104 is formed.
- a voltage of 0 V having a pulse width tP is applied to the word line WL1 by the row selection circuit / driver 103, and the pulse voltage VP is similarly applied to the bit line BL1 by the column selection circuit / driver 104 according to the timing. Applied.
- a write voltage for writing information “0” to M122 is applied, and as a result, the resistance change layer of the memory cell M122 has a low resistance. That is, information “0” is written in the memory cell M122.
- the threshold voltage of the transistor 104a can be lowered by forward biasing the substrate on which the transistor 104a is formed by applying the bias voltage VB by the substrate bias circuit 110.
- the voltage applied to the memory cell M122 can be increased, and as a result, the resistance change layer of the memory cell M122 can be reliably reduced in resistance.
- the substrate bias circuit 110 is supplied with the row selection circuit / driver 103 and the column selection circuit / circuit when the write circuit 105 gives an electrical signal for writing to the variable resistance element selected by the selection circuit.
- a bias voltage is applied to the P-type well 401a in the substrate 11 on which the transistor is formed so as to be forward with respect to the source and drain of the transistor. Apply.
- the row selection circuit / driver 103 causes the pulse voltage having a smaller amplitude than the pulse at the time of writing, and a voltage having a value larger than 0V and smaller than VP / 2 to the word line WL0. To be applied. Also, in accordance with this timing, the column selection circuit / driver 104 causes a pulse voltage having a smaller amplitude than the pulse at the time of writing, and having a value larger than VP / 2 and smaller than VP to the bit line BL0. Applied. As a result, a current corresponding to the resistance value of the resistance change layer 124 of the memory cell M111 having a high resistance is output, and the sense amplifier 106 detects the output current value, whereby information “1” is read.
- the same voltage as that for the previous read cycle for the memory cell M111 is applied to the word line WL1 and the bit line BL1.
- a current corresponding to the resistance value of the resistance change layer 124 of the memory cell M122 whose resistance has been reduced is output, and the sense amplifier 106 detects the output current value, whereby information “0” is read out.
- FIG. 9 is a flowchart showing a substrate bias procedure which is a characteristic operation of the nonvolatile memory device 100 according to the present embodiment. Here, the procedure of the writing method by the nonvolatile memory device according to the present invention is shown.
- the control circuit 109 determines whether to perform a write cycle or a read cycle for the memory cell specified by the address input circuit 108 (S11).
- the selection circuit (row selection circuit / driver 103 and column selection circuit / driver 104) is selected by instructing the substrate bias circuit 110 and the write circuit 105 to that effect. Further, a write cycle with a substrate bias is performed on at least one memory cell (resistance change element) (S12).
- the selection circuit (row selection circuit / driver 103 and column selection circuit / driver 104) is instructed by instructing the substrate bias circuit 110 and the sense amplifier 106 to that effect.
- a read cycle without substrate bias is performed on at least one selected memory cell (resistance change element) (S13).
- the substrate on which the transistor is formed (P-type well 401a in this embodiment) is provided.
- a bias voltage (for example, 0.3 V) is applied in the forward direction.
- the forward direction with respect to the semiconductor substrate (well) on which the transistor constituting the selection circuit for selecting the memory cell is formed. Since a bias voltage is applied to the resistance change element, a larger voltage is applied to the resistance change element. As a result, more stable writing is performed, and the nonvolatile memory device can be operated more stably without increasing the gate width of the transistor.
- the resistance value of the resistance change element is changed to the initial resistance value (the voltage is applied only after the resistance change element is created).
- the resistance value is, that is, the resistance value when a voltage pulse is not yet applied after the variable resistance element is manufactured
- a voltage higher than the voltage applied during normal writing is set.
- an application process hereinafter referred to as “initialization process”.
- the initialization process is performed by forwardly biasing the substrate on which the transistors included in the row selection circuit / driver 103 and the column selection circuit / driver 104 are formed by applying a bias voltage by the substrate bias circuit. Is a non-volatile storage device.
- the configuration of the nonvolatile memory device according to the second embodiment is the same as that in the first embodiment, and thus the description of the basic configuration is omitted.
- the nonvolatile memory device according to the present embodiment performs the substrate bias only during the initialization process.
- the nonvolatile memory device of the second embodiment executes the substrate bias by the substrate bias circuit 110 in the initialization process. That is, in the initialization process, the write process in the first embodiment described above is executed.
- FIG. 10 is a flowchart showing a substrate bias procedure which is a characteristic operation of the nonvolatile memory device according to the present embodiment. Here, the procedure of the writing method by the nonvolatile memory device according to the present invention is shown.
- the control circuit 109 determines whether or not the memory cell specified by the address input circuit 108 is the first writing after manufacture (that is, initialization processing) (S21). If it is determined that the process is an initialization process (Yes in S21), the selection circuit (row selection circuit / driver 103 and column selection circuit / driver 104) is instructed to the substrate bias circuit 110 and the writing circuit 105 to that effect. A write cycle with a substrate bias is performed on at least one memory cell (resistance change element) selected by (1) (S22). On the other hand, when it is determined that the initialization process is not performed (the second and subsequent writings) (No in S21), the selection circuit (row selection circuit) is instructed to that effect to the substrate bias circuit 110 and the writing circuit 105.
- a write cycle without substrate bias is performed on at least one memory cell (resistance change element) selected by the driver 103 and the column selection circuit / driver 104) (S23).
- the element application voltage in the initialization process can be increased more than the element application voltage in the normal writing process, and as a result, the subsequent resistance change can be stabilized.
- FIG. 11A and 11B are graphs showing changes in the resistance state of the variable resistance element included in the nonvolatile memory device, and FIG. 11A is a nonvolatile memory device according to Embodiment 2 of the present invention.
- FIG. 11B shows a change in the resistance state of the variable resistance element when the initialization process is not performed.
- a voltage of ⁇ 1.5V is applied to the resistance change element as a stimulation pulse only during the initialization process, and + 1.5V is used as a voltage for increasing resistance in the subsequent writing process.
- a voltage for lowering resistance -1.0 V is repeatedly applied alternately.
- the voltage of ⁇ 1.5 V given as the stimulation pulse is obtained by applying a forward substrate bias by applying a bias voltage by the substrate bias circuit 110 as in the timing of the “write cycle” shown in FIG. .
- the initialization process is not performed, and 1.5 V as the voltage for increasing the resistance and ⁇ 1.1 V as the voltage for decreasing the resistance are alternately and repeatedly applied to the variable resistance element. ing.
- the resistance value is stable.
- the initialization process for giving such a stimulation pulse is not performed, as shown in FIG. 11 (b), in both the high resistance state and the low resistance state, the resistance value becomes 20 until the resistance value is stabilized.
- a voltage pulse of about 30 to 30 must be given.
- the substrate bias circuit 110 is used to perform the forward substrate bias, thereby immediately increasing the resistance. It becomes possible to stabilize the resistance change of the change element. Thereby, a nonvolatile memory device capable of stable operation can be realized.
- nonvolatile memory device of this embodiment performs the substrate bias only during the initialization process, but in addition to the initialization process, the substrate bias is also performed in the normal write cycle as in the first embodiment. May be.
- Embodiment 3 is a nonvolatile memory device that performs a forward substrate bias by applying a bias voltage by a substrate bias circuit when shifting from a low resistance state to a high resistance state.
- the basic configuration of the nonvolatile memory device according to the third embodiment is the same as that of the first embodiment, and a description thereof will be omitted.
- the nonvolatile memory device according to the present embodiment is the same as that of the first embodiment in which the substrate bias is performed in both the increase in resistance (“1” write) and the decrease in resistance (“0” write) of the resistance change element in the write cycle. Unlike the nonvolatile memory device, the substrate bias is performed only when the resistance is increased.
- description will be made with reference to FIG.
- FIGS. 12A and 12B are graphs showing the distribution of resistance values when the resistance change element is rewritten 100 times.
- FIG. 12A shows +1.4 V as the voltage for increasing the resistance
- FIG. 12B shows the case where + 1.8V is applied as the voltage for increasing resistance
- -1.3V is applied as the voltage for reducing resistance.
- the resistance value distribution is shown. That is, in FIGS. 12A and 12B, the voltage for lowering resistance is the same, but only the voltage for increasing resistance is different, and FIG. 12B is the same as FIG. ) Is higher than
- the resistance value of the resistance change element in the low resistance state is relatively stable in both cases.
- the resistance values in the high resistance state are different from each other, and in FIG. 12A, there are variations and unstable, but FIG. 12B is stable as in the low resistance state. . Therefore, the higher the value of “voltage for increasing resistance / voltage for decreasing resistance (ratio of the absolute value of the voltage for increasing resistance to the absolute value of the voltage for decreasing resistance)” is higher, It can be seen that the resistance value in the resistance state can be stabilized.
- the nonvolatile memory device performs forward substrate bias by applying a bias voltage by the substrate bias circuit 110 only when a voltage for increasing resistance is applied. By increasing the value of “/ voltage for lowering resistance”, the resistance value in the high resistance state is stabilized.
- FIG. 13 is a flowchart showing a substrate bias procedure which is a characteristic operation of the nonvolatile memory device according to the present embodiment. Here, the procedure of the writing method by the nonvolatile memory device according to the present invention is shown.
- the control circuit 109 determines whether to increase the resistance ("1" write) or reduce the resistance ("0" write) to the memory cell specified by the address input circuit 108 (S31). When the resistance is increased (Yes in S31), the selection is made by the selection circuit (row selection circuit / driver 103 and column selection circuit / driver 104) by instructing the substrate bias circuit 110 and the writing circuit 105 to that effect.
- the at least one memory cell (resistance change element) is subjected to a write cycle with a substrate bias for the transistor 103a included in the row selection circuit / driver 103 (S32).
- the selection circuit (row selection circuit / driver 103 and column selection circuit / driver 104) is instructed to the substrate bias circuit 110 and the writing circuit 105 to that effect.
- a write cycle without a substrate bias is performed on at least one memory cell (resistance change element) selected by the above (S33).
- FIG. 14 is a timing chart showing an operation example of the nonvolatile memory device according to Embodiment 3 of the present invention. Here, an operation example is shown in which information “1” is written to the memory cell M111 (when the resistance is increased) and information “0” is written (when the resistance is decreased).
- FIG. 14A when information “1” is written (when resistance is increased), it is the same as in the first embodiment described above with reference to FIG.
- FIG. 14B when the information “0” is written (when the resistance is lowered), the bias voltage VB is not applied by the substrate bias circuit 110 unlike FIG. That is, when the resistance is reduced, the same operation as the conventional operation is performed.
- the forward substrate bias by the substrate bias circuit 110 is not performed when the resistance is reduced, but only when the resistance is increased, compared with a case where such a substrate bias is not performed at all.
- the value of “voltage for increasing resistance / voltage for decreasing resistance” can be increased. Thereby, the resistance value in the high resistance state can be stabilized, and the stable operation of the nonvolatile memory device can be realized.
- the substrate bias is performed only when the resistance is increased.
- the substrate bias in the initialization process as described in the second embodiment is performed. May be.
- the writing process may be completed by performing additional writing to write the same information again.
- a bias voltage is applied by the substrate bias circuit 110 to bias the substrate on which the transistor is formed in the forward direction.
- FIG. 15 shows an example of the write characteristics of the variable resistance element alone. Although resistance reduction and resistance increase by alternating pulses of -1.5V and + 2.3V are repeated, high resistance has failed in the middle. As shown in FIG. 15, + 2.3V, which is usually used for increasing resistance, remains in a low resistance state even when applied twice, and remains in a low resistance state even when + 2.4V is applied, but + 2.5V When applied, the resistance is increased as in normal operation. After successfully increasing the resistance by applying + 2.5V, the resistance changes with normal alternating pulses of -1.5V and + 2.3V. When the resistance change fails as described above, the resistance change can be stabilized by performing additional writing with an applied voltage slightly higher than usual.
- the substrate bias circuit 110 applies the forward substrate bias by applying the bias voltage, so that the voltage applied during normal writing is higher than that applied during normal writing. A high voltage is applied to stabilize the change in the resistance state of the variable resistance element.
- the basic configuration of the nonvolatile memory device according to the fourth embodiment is the same as that of the first embodiment, and thus the description thereof is omitted.
- the nonvolatile memory device according to the present embodiment performs the substrate bias only in the case of additional writing.
- description will be made with reference to FIG.
- the nonvolatile memory device executes the substrate bias by the substrate bias circuit 110 in the additional writing process performed when the writing fails. That is, in the additional writing process, the writing process in the first embodiment described above with reference to FIG. 8 is executed.
- FIG. 16A is a flowchart showing a substrate bias procedure which is a characteristic operation of the nonvolatile memory device according to the present embodiment. Here, the procedure of the writing method by the nonvolatile memory device according to the present invention is shown.
- control circuit 109 instructs the write circuit 105 to apply a substrate to the resistance change element constituting the memory cell selected by the selection circuit (row selection circuit / driver 103 and column selection circuit / driver 104). A write cycle without bias is performed (S41).
- control circuit 109 reads the information held in the memory cell by the sense amplifier 106, and determines (that is, verifies) whether or not the read information matches the previous write information (S42). ).
- the writing is terminated, but if the read information does not match the previous write information (S42).
- the selection circuit causes the write voltage (word line voltage and bit line voltage applied immediately before) to be applied.
- the control circuit 109 After preparing to increase the voltage for writing by a predetermined voltage (for example, 0.1 V) (difference from the voltage) (S43), the control circuit 109 again writes data using the voltage for writing. A cycle is performed (S41). Thereafter, the process of increasing the voltage for writing (S43) and the writing cycle again (S41) are repeated until the writing is successful (pass by verification).
- FIG. 16B is a flowchart showing a detailed procedure of the writing step (S41) in FIG.
- the control circuit 109 determines whether or not it is additional writing (S41a). If it is additional writing (Yes in S41a), the control circuit 109 instructs the substrate bias circuit 110 and the writing circuit 105 to that effect. Thus, a write cycle with a substrate bias is performed (S41b). On the other hand, if it is not the additional writing (the first writing) (No in S41a), this is instructed to the substrate bias circuit 110 and the writing circuit 105, so that the writing cycle without the substrate bias is performed (S41c). ).
- the transistor constituting the selection circuit that selects the memory cell is changed.
- a bias voltage is applied in the forward direction to the formed semiconductor substrate (well).
- the effective voltage applied to the resistance change element can be increased as shown in FIG. That is, as shown in FIG. 15, the same effect as that obtained by increasing the applied voltage at the time of additional writing can be obtained.
- the additional write pulse obtained by applying the bias voltage by the substrate bias circuit 110 is applied to the variable resistance element, so that the resistance state of the subsequent variable resistance element is changed. Changes can be stabilized. As a result, a nonvolatile memory device capable of stable operation can be realized.
- the nonvolatile memory device of this embodiment performs the substrate bias only at the time of additional writing, the substrate bias may also be performed at the time of initialization processing as in the second embodiment.
- the substrate bias at the time of additional writing of the present embodiment may be further subjected to the substrate bias both at the time of increasing the resistance and at the time of decreasing the resistance as in the first embodiment. Further, the substrate bias at the time of additional writing of the present embodiment may be further increased in the same manner as in the third embodiment when the resistance is increased.
- the resistance change element may not change its resistance after a certain number of times. In order to prevent the occurrence of such a situation, it is preferable to apply a voltage higher than the voltage applied during normal writing when the writing process reaches a predetermined number of times. By performing such processing (hereinafter referred to as “refresh processing”), stable operation of the nonvolatile memory device can be realized.
- Embodiment 5 is a nonvolatile memory device that performs a refresh process by performing a forward substrate bias by applying a bias voltage by a substrate bias circuit.
- the basic configuration of the nonvolatile memory device according to the fifth embodiment is the same as that in the first embodiment, and thus the description thereof is omitted.
- the nonvolatile memory device according to the present embodiment performs the substrate bias only during the refresh process.
- the nonvolatile memory device performs forward substrate bias by the substrate bias circuit 110 in the refresh process. That is, in the refresh process, the write process in the first embodiment described above with reference to FIG. 8 is executed. Such a refresh process is executed when a predetermined number of writes are performed, for example, when the write process reaches 1 million times.
- FIG. 17 is a flowchart showing a substrate bias procedure which is a characteristic operation of the nonvolatile memory device according to the present embodiment. Here, the procedure of the writing method by the nonvolatile memory device according to the present invention is shown.
- the control circuit 109 determines whether or not the write processing for the memory cell specified by the address input circuit 108 has reached a predetermined number of times (for example, 1 million times) using a counter included therein (S51). If it is determined that the write processing has reached the predetermined number of times (Yes in S51), the selection circuit (row selection circuit / driver 103 and column selection) is instructed to that effect by the substrate bias circuit 110 and the write circuit 105. A write cycle with a substrate bias is performed on at least one memory cell (resistance change element) selected by the circuit / driver 104) (S52).
- the selection circuit (row selection circuit / driver 103) is instructed to that effect to the substrate bias circuit 110 and the write circuit 105.
- a write cycle without a substrate bias is performed on at least one memory cell (resistance change element) selected by the column selection circuit / driver 104) (S53). Note that after the refresh process (substrate bias and writing) is performed, the control circuit 109 resets the internal counter to zero and performs the same process (S51 to S53).
- the element application voltage in the refresh process can be made higher than the element application voltage in the normal write process, and as a result, the resistance It is possible to avoid a situation where the change element does not change in resistance. Thereby, a nonvolatile memory device capable of stable operation can be realized.
- the nonvolatile memory device of this embodiment performs the substrate bias only during the refresh process, the substrate bias may be performed during the initialization process as in the second embodiment.
- the refresh process may be performed by counting and holding the number of times of writing for each memory cell, and may be performed only for the memory cell in which the number of times of writing has reached a predetermined value. Counting and holding may be performed for all the memory cells constituting the memory cell array 102 when the number of times of writing reaches a predetermined value.
- the substrate bias at the time of the high resistance and the low resistance may be applied to the substrate bias at the time of the refresh process of the present embodiment, similarly to the first embodiment.
- the substrate bias at the time of the refresh process of the present embodiment may be applied when the resistance is increased as in the third embodiment.
- substrate bias at the time of refresh processing according to the present embodiment may be further subjected to substrate bias at the time of additional writing as in the fourth embodiment.
- the sixth embodiment is a non-volatile memory device including a multi-layered memory cell array.
- FIG. 18 is a perspective view showing a three-dimensional structure of a multilayer cross-point memory cell included in the nonvolatile memory device according to Embodiment 6 of the present invention.
- bit lines and word lines are alternately arranged in the vertical direction, and a memory cell MC is formed by being sandwiched between the bit lines and the word lines. That is, the single-layer cross-point memory cells shown in FIG. 4 are stacked.
- FIG. 19 is a graph showing the current-voltage relationship of the memory cell in the sixth embodiment of the present invention.
- the horizontal axis indicates the voltage applied between the bit line and the word line
- the vertical axis indicates the current flowing through the memory cell.
- “LR cell” represents a case where the memory cell is in a low resistance state
- “HR cell” represents a case where the memory cell is in a high resistance state.
- the current increases greatly when the voltage rises and exceeds about “2 V”.
- the resistance value of the memory cell changes to enter a high resistance state (HR cell), and the current is greatly reduced.
- the resistance value of the memory cell changes to enter a low resistance state (LR cell), and the current greatly increases.
- the resistance change occurs in both directions.
- FIG. 20 is a circuit diagram showing a configuration of the memory cell array 200 in the nonvolatile memory device according to Embodiment 6 of the present invention.
- the direction in which the bit lines extend is the X direction
- the direction in which the word lines extend is the Y direction
- the direction in which the bit line and word line layers overlap is the Z direction.
- the bit line BL extends in the X direction and is formed in a plurality of layers (five layers in FIG. 20), and the word line WL extends in the Y direction, and each layer between the bit lines (four layers in FIG. 20). ).
- each memory cell MC is sandwiched between the bit line BL and the word line WL at the intersection of the bit line BL and the word line WL. For simplification of the drawing, a part of the memory cell MC and a part of the word line are not shown.
- the basic array planes 0 to 3 are formed by the memory cells MC formed between the word lines WL and the bit line BL groups of the respective layers aligned in the Z direction. In each of the basic array planes 0 to 3, the word line WL is common. In the example of FIG. 20, on each of the basic array planes 0 to 3, 32 memory cells MC are arranged in the X direction and 8 in the Z direction.
- the memory cell array 200 is composed of four basic array planes 0 to 3 arranged in the Y direction. However, the number of memory cells on the basic array surface and the number of basic array surfaces arranged in the Y direction are not limited to this.
- even-numbered bit lines BL are connected in common (BL_e0 to BL_e3), and odd-numbered bit lines BL are connected in common (BL_o0 to BL_o3).
- global bit lines GBL000 to GBL003 are formed extending in the Y direction.
- the first selection transistors 201 to 204 and the second selection transistors 211 to 214 are provided on the basic array planes 0 to 3, respectively. In FIG. 20, it is assumed that the first selection transistors 201 to 204 and the second selection transistors 211 to 214 are constituted by NMOS transistors.
- the first select transistors 201 to 204 are electrically connected to and disconnected from the global bit lines GBL000 to GBL003 related to the basic array plane and the even-numbered bit lines BL_e0 to BL_e3 connected in common on the basic array plane. The connection is switched according to the even layer selection signal BLs_e0.
- the second selection transistors 211 to 214 are electrically connected to and disconnected from the global bit lines GBL000 to GBL003 related to the basic array surface and the odd-numbered bit lines BL_o0 to BL_o3 connected in common on the basic array surface. The connection is switched in accordance with the odd layer selection signal BLs_o0.
- a bias voltage is applied to the substrates of the first selection transistors 201 to 204 and the second selection transistors 211 to 214 by a substrate bias circuit as will be described later.
- This configuration realizes the multilayer cross-point structure described above.
- a hierarchical bit line system using the bit line BL and the global bit line GBL is realized.
- the even-numbered bit lines BL and the odd-numbered bit lines BL are connected in common, so that the number of selection transistors for realizing the hierarchical bit line system is reduced to two. Can be reduced.
- a memory cell array having a small array size can be realized without increasing the layout area.
- FIG. 21 is a diagram showing an equivalent circuit in which one basic array surface is developed into a single layer structure. As shown in FIG. 21, the basic array surface in which 32 memory cells MC are arranged in 8 layers is equivalent to an array in which 2 memory cells MC are arranged in 128 layers, and even-numbered bit lines BL and odd-numbered layers. It can be understood that the bit lines BL may be connected in common.
- FIG. 22 is a circuit diagram showing the memory cell array 200 of FIG. 20 and its peripheral circuits.
- a global bit line decoder / driver 222 controls driving of the global bit line GBL.
- the sub bit line selection circuit 223 controls the even layer selection signal BLs_e0 and the odd layer selection signal BLs_o0 according to the address signals A0 to Ax.
- the word line decoder / driver 221 drives and controls each word line WL.
- FIG. 23 is a circuit diagram showing the main part of the nonvolatile memory device according to Embodiment 6 of the present invention.
- a memory cell array 300 is configured by arranging a plurality of memory cell arrays 200 shown in FIG. In the example of FIG. 23, (n + 1) ⁇ 16 memory cell arrays 200 are arranged.
- the word line decoder / driver 301 controls driving of each word line WL
- the global bit line decoder / driver 302 controls driving of each global bit line GBL.
- the sub bit line selection circuit 303 controls the even layer selection signals BLs_e0 to BLs_en and the odd layer selection signals BLs_o0 to BLs_on for each memory cell array 200 according to the address signals A0 to Ax.
- a substrate bias circuit 304 is connected to the global bit line decoder / driver 302 via a bias line GLB. As described above, the substrate bias circuit 304 switches and controls the electrical connection and disconnection between the global bit line related to the basic array surface and the bit lines of the even layer connected in common on the basic array surface.
- a selection transistor and a substrate on which a selection transistor for switching and controlling electrical connection and disconnection between a global bit line related to the basic array surface and an odd-numbered bit line commonly connected to the basic array surface is formed. It is a circuit for applying a bias voltage.
- FIG. 24 is a block diagram showing the overall configuration of the nonvolatile memory device according to Embodiment 6 of the present invention.
- the main part 400 corresponds to the configuration shown in FIG.
- an address input circuit 311 temporarily latches an external address signal during an erase cycle, a write cycle or a read cycle, and the latched address signal is sub-bit line selection circuit 303, global bit line decoder / driver 302 and the word line decoder / driver 301.
- the control circuit 312 receives a plurality of input signals and outputs signals indicating the erase cycle, the write cycle, the read cycle, and the standby state to the sub bit line selection circuit 303, the global bit line decoder / driver 302, the word line decoder, The signals are output to the driver 301, the write circuit 314, the read circuit 316 and the data input / output circuit 315 as corresponding signals.
- the control circuit 312 outputs an erase, write, or read pulse generation trigger signal to the write pulse generation circuit 313 during the erase cycle, the write cycle, and the read cycle.
- the write pulse generation circuit 313 generates each erase, write, or read time pulse in an erase cycle, a write cycle, and a read cycle for an arbitrary period (tp_E, tp_P, tp_R), and the global bit line decoder / driver 302 and the word Output to the line decoder / driver 301.
- FIG. 25 is a timing chart showing an operation example of the memory cell array 200 of FIG. As shown in FIG. 25, the operation of the memory cell array 200 is roughly divided into an erase cycle, a write cycle, a read cycle, and a standby.
- the write cycle will be described.
- the resistance variable element of the selected memory cell changes from the high resistance state to the low resistance state, or from the low resistance state to the high resistance state.
- the write voltage Vw is applied to the selected global bit line (GBL000 in FIG. 25).
- the write voltage Vw is not applied to the other non-selected global bit lines.
- the selected bit line selection signal (BLs_e0 in FIG. 25) changes to the voltage Vsel.
- Other non-selected bit line selection signals do not change.
- a bias voltage VB is applied to the bias line GLB by the substrate bias circuit 304.
- the even layer selection signal BLs_e0 changes to the voltage Vsel
- the first selection transistors 201 to 204 which are N-type transistors, are turned on. Since the write voltage Vw is applied to the global bit line GBL000, the voltage Vw is applied to the even layer bit lines BL_e0 connected in common in the basic array plane 0. That is, the bit line BL_e0 becomes the selected bit line. The voltage Vw is not applied to the other non-selected bit lines.
- the voltage of the selected word line (WL00000 in FIG. 25) is changed from V0 to 0V.
- the other non-selected word lines remain at the voltage V0.
- the substrate on which the first selection transistor 201 that controls switching between connection and non-connection between the selected global bit line GBL000 and the selected bit line BL_e0 is formed in the forward direction. Therefore, the threshold voltage of the first selection transistor 201 can be lowered. As a result, the voltage applied to the selected memory cell MC can be increased, and as a result, the resistance change layer of the memory cell MC can be reliably changed.
- the basic operation is the same as that in the write cycle, except that a reverse voltage Ve is applied to the selected memory cell MC. That is, since the voltage of the selected global bit line GBL000 remains 0V, when the bit line selection signal BLs_e0 changes to the voltage Vsel, the voltage of the selected bit line BL_e0 becomes 0V. On the other hand, the voltage of the selected word line WL00000 changes from V0 to the erase voltage Ve. As a result, the voltage Ve in the direction opposite to the write cycle is applied to the memory cell MC sandwiched between the selected bit line BL_e0 and the selected word line WL00000, thereby changing the resistance value of the memory cell MC.
- the basic operation in the read cycle is the same as that in the write cycle, except that a read voltage (Vr ⁇ Vr0) smaller than the write voltage Vw is applied to the selected memory cell MC. That is, since the voltage of the selected global bit line GBL000 changes to the voltage Vr, when the bit line selection signal BLs_e0 changes to the voltage Vsel, the voltage of the selected bit line BL_e0 becomes Vr. On the other hand, the voltage of the selected word line WL00000 changes from V0 to Vr0.
- a voltage (Vr ⁇ Vr0) is applied to the memory cell MC sandwiched between the selected bit line BL_e0 and the selected word line WL00000, so that the resistance variable element of the memory cell MC is in a high resistance state or low.
- the resistance state can be read out.
- the first selection transistors 201 to 204 that switch and control the connection between the global bit line and the even-numbered bit line on the basic array plane, and the global bit line and the basic bit line.
- the substrate bias circuit 304 applies a substrate bias voltage to the region of the substrate where the second selection transistors 211 to 214 for switching control of connection and disconnection with the odd-numbered bit lines on the array surface are formed.
- the threshold voltage of these select transistors is lowered and the ON resistance is reduced, so that the voltage applied to the selected memory cell is increased, and as a result, the memory cell is The resistance state of the variable resistance element is surely changed.
- the forward substrate bias is applied to the selection transistor that connects the global bit line and each bit line.
- the transistors to be subjected to the substrate bias are not limited to these.
- the forward substrate is also used for various driver transistors in this embodiment, for example, the word line decoder / driver 301, the global bit line decoder / driver 302, and the final stage driving transistors in the sub bit line selection circuit 303.
- a bias may be implemented.
- the variable resistance layer has a laminated structure of a tantalum oxide layer, but the present invention is not limited to this, and any layer that causes a resistance change may be used. Therefore, for example, the resistance change layer may be composed of a single layer of a tantalum oxide layer, and is not a tantalum oxide layer but another metal oxide layer such as a hafnium oxide layer or a zircon oxide layer. Also good. Note that even when a hafnium oxide layer or a zircon oxide layer is used, a stacked structure of a first oxide layer and a second oxide layer having different oxygen contents is preferable.
- the bias voltage may be applied by the substrate bias circuit 110 in both the initialization process and the refresh process by combining the second and fifth embodiments. This makes it possible to realize a nonvolatile memory device that can maintain stable operation for a longer time.
- the second embodiment and the sixth embodiment are combined so that a nonvolatile memory device including a multilayer cross-point memory cell applies a bias voltage by the substrate bias circuit 304 during the initialization process. May be.
- the memory cell in each of the above embodiments includes a resistance change element 501 in which a resistance change occurs in both directions, and a current suppression element connected in series to the resistance change element 501. And a bidirectional diode element 502.
- the memory cell according to the present invention is not limited to this, and only a unidirectional memory cell as shown in FIG. 26B or a resistance change element as shown in FIG. It is also possible to employ a configured diodeless memory cell.
- the nonvolatile storage device of the present invention is useful as a storage device used in various electronic devices such as personal computers and portable telephones, and particularly as a nonvolatile memory having a large storage capacity.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
まず、本発明に係る実施の形態1における不揮発性記憶装置について説明する。
図1は、本発明の実施の形態1に係る不揮発性記憶装置に用いられる抵抗変化型の不揮発性記憶素子(抵抗変化素子)の構成を示す断面図である。図1に示すように、この抵抗変化素子10は、基板11と、基板11の上に形成された酸化物層12と、酸化物層12の上に形成された下部電極13と、下部電極13の上に形成された抵抗変化層14と、抵抗変化層14の上に形成された上部電極15とを備えている。下部電極13及び上部電極15は、抵抗変化層14と電気的に接続されている。なお、本図では、抵抗変化素子10として、下部電極13よりも下の層(基板11、酸化物層12)が図示されているが、本発明に係る抵抗変化素子としては、少なくとも下部電極13と、抵抗変化層14と、上部電極15とを具備していればよい。
上記のように構成される抵抗変化素子10は、次のようにして製造することが可能である。
本実施の形態の不揮発性記憶装置は、第1の配線の一例であるワード線と第2の配線の一例であるビット線との交点(立体交差点)に、上述したように構成される抵抗変化素子を介在させたクロスポイント型のものである。このワード線とビット線との間に印加される電圧パルスに基づいて、抵抗変化素子10は可逆的に抵抗状態が低抵抗状態と高抵抗状態との間で変化する。以下、その構成の詳細について説明する。
図6は、本発明の実施の形態1に係る不揮発性記憶装置が備えるメモリセル120の構成を示す断面図である。なお、図6には、図4のB部における構成が示されている。
上記の通り、本実施の形態では、行選択回路・ドライバ103及び列選択回路・ドライバ104が具備するトランジスタ103a及び104aが形成された基板11の領域(P型ウェル401a)を順方向にバイアスする。これにより、トランジスタのオン抵抗を低下させて、抵抗変化素子に対して与える電圧を増大させることができ、その結果、抵抗変化を確実に行うことができる。この構成によれば、行選択回路・ドライバ103及び列選択回路・ドライバ104のトランジスタのサイズ(特に、トランジスタのゲート幅)を大きくすることなく、良好な記憶装置を実現することができる。以下では、これらのトランジスタのサイズに着目した上で、本実施の形態の不揮発性記憶装置の特性について説明する。
次に、情報を書き込む場合の書き込みサイクル及び情報を読み出す場合の読み出しサイクルにおける本実施の形態に係る不揮発性記憶装置の動作例について、図8に示すタイミングチャートを参照しながら説明する。
次に、本発明に係る実施の形態2における不揮発性記憶装置について説明する。
次に、本発明に係る実施の形態3における不揮発性記憶装置について説明する。
次に、本発明に係る実施の形態4における不揮発性記憶装置について説明する。
次に、本発明に係る実施の形態5における不揮発性記憶装置について説明する。
次に、本発明に係る実施の形態6における不揮発性記憶装置について説明する。
11 基板
12 酸化物層
13 下部電極
14 抵抗変化層
14a 第1のタンタル酸化物層
14b 第2のタンタル酸化物層
15 上部電極
16 フォトレジストパターン
17 素子領域
100 不揮発性記憶装置
101 メモリ本体部
102 メモリセルアレイ
103 行選択回路・ドライバ
103a トランジスタ
104 列選択回路・ドライバ
104a トランジスタ
105 書き込み回路
106 センスアンプ
107 データ入出力回路
108 アドレス入力回路
109 制御回路
110 基板バイアス回路
120 メモリセル
121 上部配線
122 下部配線
123 上部電極
124 抵抗変化層
125 内部電極
126 電流抑制層
127 下部電極
200 メモリセルアレイ
201~204 第1の選択トランジスタ
211~214 第2の選択トランジスタ
221 ワード線デコーダ・ドライバ
222 グローバルビット線デコーダ・ドライバ
223 サブビット線選択回路
300 メモリセルアレイ
301 ワード線デコーダ・ドライバ
302 グローバルビット線デコーダ・ドライバ
303 サブビット線選択回路
304 基板バイアス回路
311 アドレス入力回路
312 制御回路
313 書込みパルス発生回路
314 書込み回路
315 データ入出力回路
316 読出し回路
400 主要部
401a P型ウェル(P型拡散層)
402a 第1のN型拡散層領域(ドレイン)
402b 第2のN型拡散層領域(ソース)
403a ゲート絶縁膜
403b ゲート電極
501 抵抗変化素子
502 双方向ダイオード素子
BL ビット線
BLB,WLB,GLB バイアス線
GBL グローバルビット線
M,MC メモリセル
WL ワード線
Claims (13)
- 基板と、
前記基板上に互いに平行に形成された複数の第1の配線と、
前記複数の第1の配線の上方に前記基板の主面に平行な面内において互いに平行で且つ前記複数の第1の配線と立体交差するように形成された複数の第2の配線と、
前記複数の第1の配線と前記複数の第2の配線との立体交差点に対応して設けられ、前記第1の配線と前記第2の配線との間に介在し、前記第1の配線及び前記第2の配線間に印加される電圧の極性に基づいて可逆的に抵抗状態が低抵抗状態と高抵抗状態との間で変化する複数の抵抗変化素子を具備するメモリセルアレイと、
前記複数の第1の配線に所定の電圧を印加するトランジスタを具備する第1の駆動回路と、前記複数の第2の配線に所定の電圧を印加するトランジスタを具備する第2の駆動回路とを具備し、前記第1の駆動回路及び前記第2の駆動回路によって前記メモリセルアレイから少なくとも一つの抵抗変化素子を選択する選択回路と、
前記第1の駆動回路及び前記第2の駆動回路が具備する前記トランジスタが形成された前記基板にバイアス電圧を印加する基板バイアス回路と、
前記選択回路で選択された抵抗変化素子に対して書き込み用の電気信号を与える書き込み回路とを備え、
前記第1の駆動回路及び前記第2の駆動回路が具備するトランジスタは、前記基板内の第1導電型の領域内に形成され、前記第1導電型と逆極性の第2導電型の第1の拡散領域と、ゲートと、前記第2導電型の第2の拡散領域とを具備し、
前記基板バイアス回路は、前記選択回路で選択された前記抵抗変化素子に対して前記書き込み回路によって書き込み用の電気的信号が与えられるときに、前記第1の駆動回路及び前記第2の駆動回路が具備するトランジスタのうちの少なくとも一方について、当該トランジスタが形成された前記基板内の第1導電型の領域に、前記第1の拡散領域及び前記第2の拡散領域に対して順方向となるように、バイアス電圧を印加する
不揮発性記憶装置。 - 前記基板バイアス回路は、前記選択回路で選択された抵抗変化素子の抵抗値が、当該抵抗変化素子が製造されてから未だ電圧パルスが印加されていないときの抵抗値である初期抵抗値である場合に、前記バイアス電圧を印加する
請求項1に記載の不揮発性記憶装置。 - 前記基板バイアス回路は、前記選択回路で選択された抵抗変化素子の抵抗状態を低抵抗状態から高抵抗状態へ変化させる場合に、前記バイアス電圧を印加する
請求項1または請求項2に記載の不揮発性記憶装置。 - 前記基板バイアス回路は、前記選択回路で選択された抵抗変化素子の抵抗状態を変化させる書き込みに失敗した後であって、当該抵抗変化素子に対して追加書き込みを行う場合に、前記バイアス電圧を印加する
請求項1乃至請求項3の何れかに記載の不揮発性記憶装置。 - 前記基板バイアス回路は、前記選択回路で選択された抵抗変化素子に対する書き込みの回数が所定の回数に達した場合に、前記バイアス電圧を印加する
請求項1乃至請求項4の何れかに記載の不揮発性記憶装置。 - 前記基板内の第1導電型の領域は、前記基板に形成された第1導電型のウェルであり、
前記基板バイアス回路は、前記ウェルに対して前記バイアス電圧を印加する
請求項1乃至請求項5の何れかに記載の不揮発性記憶装置。 - 前記抵抗変化素子は、前記第1の配線及び前記第2の配線間に与えられる電圧の極性に基づいて可逆的に抵抗状態が低抵抗状態と高抵抗状態との間で変化する金属酸化物を含んでいる
請求項1乃至請求項6の何れかに記載の不揮発性記憶装置。 - 前記複数の第2の配線は、前記基板の主面に平行な面内においてX方向に延び、前記基板の主面に垂直なZ方向において複数の層に形成された複数のビット線であり、
前記複数の第1の配線は、前記基板の主面に平行な面内において前記X方向と直交するY方向に延び、前記ビット線間の各層に形成された複数のワード線であり、
前記複数のビット線と前記複数のワード線との各交点位置に、それぞれ、当該ビット線と当該ワード線とに挟まれて前記抵抗変化素子が形成され、
前記Z方向に揃ったビット線群毎に構成された、ワード線が共通の複数の基本アレイ面が、前記Y方向に並んで配置され、
前記各基本アレイ面では、偶数層のビット線が共通に接続されており、かつ、奇数層のビット線が共通に接続されており、
前記不揮発性記憶装置は、さらに、
グローバルビット線と、
前記各基本アレイ面毎に設けられた第1および第2の選択スイッチ素子とを備え、
前記第1の選択スイッチ素子は、当該基本アレイ面に係るグローバルビット線と、当該基本アレイ面において共通に接続された偶数層のビット線との電気的な接続及び非接続を、偶数層選択信号に従って切替制御するものであり、
前記第2の選択スイッチ素子は、当該基本アレイ面に係るグローバルビット線と、当該基本アレイ面において共通に接続された奇数層のビット線との電気的な接続及び非接続を、奇数層選択信号に従って切替制御するものであり、
前記基板バイアス回路は、さらに、選択された前記基本アレイ面の共通に接続された偶数層または奇数層のビット線に対して書き込み用の電気的信号が与えられるときに、前記第1の選択トランジスタ及び前記第2の選択トランジスタが形成された基板にバイアス電圧を印加する
請求項1乃至請求項6の何れかに記載の不揮発性記憶装置。 - 不揮発性記憶装置が備える抵抗変化素子への書き込み方法であって、
基板上に複数の第1の配線と複数の第2の配線との立体交差点に対応して設けられ、前記第1の配線と前記第2の配線との間に介在し、前記第1の配線及び前記第2の配線を介して与えられる電圧の極性に基づいて可逆的に抵抗状態が低抵抗状態と高抵抗状態との間で変化する複数の抵抗変化素子を具備するメモリセルアレイから、前記複数の第1の配線に所定の電圧を印加するトランジスタを具備する第1の駆動回路と、前記複数の第2の配線に所定の電圧を印加するトランジスタを具備する第2の駆動回路とを用いて、少なくとも一つの抵抗変化素子を選択する選択ステップと、
前記第1の駆動回路及び前記第2の駆動回路が具備する前記トランジスタが形成された前記基板にバイアス電圧を印加する基板バイアスステップと、
前記選択ステップで選択された抵抗変化素子に対して書き込み用の電気信号を与える書き込みステップとを含み、
前記第1の駆動回路及び前記第2の駆動回路が具備するトランジスタは、前記基板内の第1導電型の領域内に形成され、前記第1導電型と逆極性の第2導電型の第1の拡散領域と、ゲートと、前記第2導電型の第2の拡散領域とを具備し、
前記基板バイアスステップでは、前記選択ステップで選択された前記抵抗変化素子に対して前記書き込みステップによって書き込み用の電気的信号が与えられるときに、前記第1の駆動回路及び前記第2の駆動回路が具備するトランジスタのうちの少なくとも一方について、当該トランジスタが形成された前記基板内の第1導電型の領域に、前記第1の拡散領域及び前記第2の拡散領域に対して順方向となるように、バイアス電圧を印加する
書き込み方法。 - 前記基板バイアスステップでは、前記選択ステップで選択された抵抗変化素子の抵抗値が、当該抵抗変化素子が製造されてから未だ電圧パルスが印加されていないときの抵抗値である初期抵抗値である場合に、前記バイアス電圧を印加する
請求項9に記載の書き込み方法。 - 前記基板バイアスステップでは、前記選択ステップで選択された抵抗変化素子の抵抗状態を低抵抗状態から高抵抗状態へ変化させる場合に、前記バイアス電圧を印加する
請求項9または請求項10に記載の書き込み方法。 - 前記基板バイアスステップでは、前記選択ステップで選択された抵抗変化素子の抵抗状態を変化させる書き込みに失敗した後であって、当該抵抗変化素子に対して追加書き込みを行う場合に、前記バイアス電圧を印加する
請求項9乃至請求項11の何れかに記載の書き込み方法。 - 前記基板バイアスステップでは、前記選択ステップで選択された抵抗変化素子に対する書き込みの回数が所定の回数に達した場合に、前記バイアス電圧を印加する
請求項9乃至請求項12の何れかに記載の書き込み方法。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN200980105354XA CN101946285A (zh) | 2008-12-18 | 2009-12-16 | 非易失性存储装置及其写入方法 |
JP2010526098A JP4607256B2 (ja) | 2008-12-18 | 2009-12-16 | 不揮発性記憶装置及びその書き込み方法 |
US12/867,392 US8125817B2 (en) | 2008-12-18 | 2009-12-16 | Nonvolatile storage device and method for writing into the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008-322136 | 2008-12-18 | ||
JP2008322136 | 2008-12-18 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2010070895A1 true WO2010070895A1 (ja) | 2010-06-24 |
Family
ID=42268574
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2009/006917 WO2010070895A1 (ja) | 2008-12-18 | 2009-12-16 | 不揮発性記憶装置及びその書き込み方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US8125817B2 (ja) |
JP (1) | JP4607256B2 (ja) |
CN (1) | CN101946285A (ja) |
WO (1) | WO2010070895A1 (ja) |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2012023266A1 (ja) * | 2010-08-19 | 2012-02-23 | パナソニック株式会社 | 抵抗変化型不揮発性記憶装置 |
CN102376357A (zh) * | 2010-08-09 | 2012-03-14 | 三星电子株式会社 | 具有三维存储单元阵列的非易失性存储器件 |
JP5209151B1 (ja) * | 2011-08-11 | 2013-06-12 | パナソニック株式会社 | 抵抗変化型不揮発性記憶素子の書き込み方法 |
US8687409B2 (en) | 2011-05-31 | 2014-04-01 | Panasonic Corporation | Variable resistance nonvolatile memory device |
JP2014191837A (ja) * | 2013-03-26 | 2014-10-06 | Toppan Printing Co Ltd | 不揮発性メモリセルおよび不揮発性メモリ |
JP2014216046A (ja) * | 2013-04-23 | 2014-11-17 | 株式会社東芝 | 半導体記憶装置 |
US9082515B2 (en) | 2011-05-24 | 2015-07-14 | Panasonic Intellectual Property Management Co., Ltd. | Variable resistance nonvolatile memory device and driving method of variable resistance nonvolatile memory device |
US9251898B2 (en) | 2011-02-10 | 2016-02-02 | Panasonic Intellectual Property Management Co., Ltd. | Method for programming nonvolatile memory element, method for initializing nonvolatile memory element, and nonvolatile memory device |
WO2016143155A1 (ja) * | 2015-03-10 | 2016-09-15 | 株式会社 東芝 | 不揮発性半導体メモリ |
US10074694B2 (en) | 2015-07-24 | 2018-09-11 | Toshiba Memory Corporation | Memory device and method for manufacturing the same |
JPWO2018159653A1 (ja) * | 2017-03-01 | 2020-01-16 | 日本電気株式会社 | 半導体装置 |
CN113808648A (zh) * | 2020-06-11 | 2021-12-17 | 闪迪技术有限公司 | 在交叉点存储器阵列中形成选择器的亚阈值电压 |
WO2022014154A1 (ja) * | 2020-07-17 | 2022-01-20 | ソニーセミコンダクタソリューションズ株式会社 | 半導体装置およびその制御方法 |
WO2022145251A1 (ja) * | 2020-12-28 | 2022-07-07 | ソニーセミコンダクタソリューションズ株式会社 | 抵抗変化型メモリ、メモリ装置及びメモリシステム |
US20230071950A1 (en) * | 2021-03-05 | 2023-03-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory device |
Families Citing this family (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4563511B2 (ja) * | 2008-10-21 | 2010-10-13 | パナソニック株式会社 | 不揮発性記憶装置 |
JP2011034637A (ja) * | 2009-08-03 | 2011-02-17 | Toshiba Corp | 不揮発性半導体記憶装置 |
US9006793B2 (en) * | 2010-07-01 | 2015-04-14 | Panasonic Intellectual Property Management Co., Ltd. | Non-volatile memory cell, non-volatile memory cell array, and method of manufacturing the same |
KR101739059B1 (ko) | 2011-02-09 | 2017-05-24 | 삼성전자주식회사 | 불휘발성 메모리 장치 |
US8374019B2 (en) * | 2011-01-05 | 2013-02-12 | Macronix International Co., Ltd. | Phase change memory with fast write characteristics |
WO2012153488A1 (ja) * | 2011-05-11 | 2012-11-15 | パナソニック株式会社 | クロスポイント型抵抗変化不揮発性記憶装置およびその読み出し方法 |
JP5222380B2 (ja) * | 2011-05-24 | 2013-06-26 | シャープ株式会社 | 可変抵抗素子のフォーミング処理方法および不揮発性半導体記憶装置 |
KR101733620B1 (ko) | 2011-05-25 | 2017-05-11 | 삼성전자주식회사 | 기판에 적층된 복수의 메모리 셀들을 포함하는 불휘발성 메모리 |
US8619471B2 (en) * | 2011-07-27 | 2013-12-31 | Micron Technology, Inc. | Apparatuses and methods including memory array data line selection |
US9087581B2 (en) * | 2011-09-09 | 2015-07-21 | Panasonic Intellectual Property Management Co., Ltd. | Cross point variable resistance nonvolatile memory device and method of writing thereby |
WO2013076935A1 (ja) * | 2011-11-22 | 2013-05-30 | パナソニック株式会社 | 抵抗変化型不揮発性記憶装置、および抵抗変化型不揮発性記憶装置のアクセス方法 |
JP6097101B2 (ja) | 2012-03-13 | 2017-03-15 | 株式会社半導体エネルギー研究所 | 記憶装置、データ処理装置及び記憶装置の駆動方法 |
US9190454B2 (en) * | 2013-03-19 | 2015-11-17 | Kabushiki Kaisha Toshiba | Memory device |
US9502106B2 (en) * | 2014-12-10 | 2016-11-22 | Kabushiki Kaisha Toshiba | Semiconductor memory device and method of controlling semiconductor memory device |
US10043564B2 (en) * | 2014-12-10 | 2018-08-07 | Toshiba Memory Corporation | Semiconductor memory device and method of controlling semiconductor memory device |
KR20170099216A (ko) * | 2016-02-23 | 2017-08-31 | 삼성전자주식회사 | 메모리 소자 및 그 제조 방법 |
CN106130650A (zh) * | 2016-06-24 | 2016-11-16 | 佛山市南海区联合广东新光源产业创新中心 | 一种基于模拟开关切换的可见光通信控制方法 |
CN106067843A (zh) * | 2016-06-24 | 2016-11-02 | 佛山市南海区联合广东新光源产业创新中心 | 一种基于模拟开关切换控制的可见光通信装置 |
CN105978625A (zh) * | 2016-06-27 | 2016-09-28 | 佛山市南海区联合广东新光源产业创新中心 | 一种具有电阻阵列的可见光通信装置 |
CN106027145A (zh) * | 2016-06-27 | 2016-10-12 | 佛山市南海区联合广东新光源产业创新中心 | 一种可见光通信切换及控制方法 |
US10923187B2 (en) * | 2016-12-26 | 2021-02-16 | Sony Semiconductor Solutions Corporation | Storage device and control method for controlling operations of the storage device |
US10777566B2 (en) * | 2017-11-10 | 2020-09-15 | Macronix International Co., Ltd. | 3D array arranged for memory and in-memory sum-of-products operations |
KR102504836B1 (ko) * | 2018-06-15 | 2023-02-28 | 삼성전자 주식회사 | 보상 회로를 구비하는 저항성 메모리 장치 |
KR20210029554A (ko) * | 2019-09-06 | 2021-03-16 | 에스케이하이닉스 주식회사 | 메모리 장치 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007172826A (ja) * | 2001-07-17 | 2007-07-05 | Sanyo Electric Co Ltd | 半導体メモリ装置 |
JP2008181978A (ja) * | 2007-01-23 | 2008-08-07 | Toshiba Corp | 半導体記憶装置及びその製造方法 |
JP2008243263A (ja) * | 2007-03-26 | 2008-10-09 | Sharp Corp | 半導体記憶装置 |
WO2008149484A1 (ja) * | 2007-06-05 | 2008-12-11 | Panasonic Corporation | 不揮発性記憶素子およびその製造方法、並びにその不揮発性記憶素子を用いた不揮発性半導体装置 |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3737240B2 (ja) | 1997-04-24 | 2006-01-18 | 富士通株式会社 | 半導体集積回路装置 |
US6531371B2 (en) | 2001-06-28 | 2003-03-11 | Sharp Laboratories Of America, Inc. | Electrically programmable resistance cross point memory |
US7193267B2 (en) | 2001-06-28 | 2007-03-20 | Sharp Laboratories Of America, Inc. | Cross-point resistor memory array |
US6693821B2 (en) | 2001-06-28 | 2004-02-17 | Sharp Laboratories Of America, Inc. | Low cross-talk electrically programmable resistance cross point memory |
US6825058B2 (en) | 2001-06-28 | 2004-11-30 | Sharp Laboratories Of America, Inc. | Methods of fabricating trench isolated cross-point memory array |
US6927430B2 (en) | 2001-06-28 | 2005-08-09 | Sharp Laboratories Of America, Inc. | Shared bit line cross-point memory array incorporating P/N junctions |
US6925001B2 (en) | 2001-06-28 | 2005-08-02 | Sharp Laboratories Of America, Inc. | Electrically programmable resistance cross point memory sensing method |
US6569745B2 (en) | 2001-06-28 | 2003-05-27 | Sharp Laboratories Of America, Inc. | Shared bit line cross point memory array |
US6905937B2 (en) | 2001-06-28 | 2005-06-14 | Sharp Laboratories Of America, Inc. | Methods of fabricating a cross-point resistor memory array |
JP2004079033A (ja) | 2002-08-12 | 2004-03-11 | Renesas Technology Corp | 不揮発性半導体記憶装置 |
JP4113493B2 (ja) | 2003-06-12 | 2008-07-09 | シャープ株式会社 | 不揮発性半導体記憶装置及びその制御方法 |
JPWO2007102212A1 (ja) | 2006-03-08 | 2009-07-23 | 富士通株式会社 | 抵抗変化型記憶素子の製造方法 |
JP2008123595A (ja) * | 2006-11-10 | 2008-05-29 | Matsushita Electric Ind Co Ltd | 半導体記憶装置 |
JP4088324B1 (ja) | 2006-12-08 | 2008-05-21 | シャープ株式会社 | 不揮発性半導体記憶装置 |
JP2008305888A (ja) | 2007-06-06 | 2008-12-18 | Panasonic Corp | 不揮発性記憶装置およびその製造方法 |
JP2008305889A (ja) | 2007-06-06 | 2008-12-18 | Panasonic Corp | 不揮発性記憶装置およびその製造方法 |
JP2009135370A (ja) | 2007-12-03 | 2009-06-18 | Panasonic Corp | 不揮発性記憶素子およびその製造方法、並びにその不揮発性記憶素子を用いた不揮発性半導体装置 |
JP4203532B2 (ja) | 2008-02-04 | 2009-01-07 | シャープ株式会社 | 不揮発性半導体記憶装置及びその書き換え方法 |
JP2010073236A (ja) | 2008-09-16 | 2010-04-02 | Panasonic Corp | 不揮発性メモリ装置 |
-
2009
- 2009-12-16 US US12/867,392 patent/US8125817B2/en not_active Expired - Fee Related
- 2009-12-16 WO PCT/JP2009/006917 patent/WO2010070895A1/ja active Application Filing
- 2009-12-16 JP JP2010526098A patent/JP4607256B2/ja not_active Expired - Fee Related
- 2009-12-16 CN CN200980105354XA patent/CN101946285A/zh active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007172826A (ja) * | 2001-07-17 | 2007-07-05 | Sanyo Electric Co Ltd | 半導体メモリ装置 |
JP2008181978A (ja) * | 2007-01-23 | 2008-08-07 | Toshiba Corp | 半導体記憶装置及びその製造方法 |
JP2008243263A (ja) * | 2007-03-26 | 2008-10-09 | Sharp Corp | 半導体記憶装置 |
WO2008149484A1 (ja) * | 2007-06-05 | 2008-12-11 | Panasonic Corporation | 不揮発性記憶素子およびその製造方法、並びにその不揮発性記憶素子を用いた不揮発性半導体装置 |
Cited By (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102376357A (zh) * | 2010-08-09 | 2012-03-14 | 三星电子株式会社 | 具有三维存储单元阵列的非易失性存储器件 |
WO2012023266A1 (ja) * | 2010-08-19 | 2012-02-23 | パナソニック株式会社 | 抵抗変化型不揮発性記憶装置 |
JP4903919B1 (ja) * | 2010-08-19 | 2012-03-28 | パナソニック株式会社 | 抵抗変化型不揮発性記憶装置 |
US8467228B2 (en) | 2010-08-19 | 2013-06-18 | Panasonic Corporation | Variable resistance nonvolatile memory device |
US9251898B2 (en) | 2011-02-10 | 2016-02-02 | Panasonic Intellectual Property Management Co., Ltd. | Method for programming nonvolatile memory element, method for initializing nonvolatile memory element, and nonvolatile memory device |
US9082515B2 (en) | 2011-05-24 | 2015-07-14 | Panasonic Intellectual Property Management Co., Ltd. | Variable resistance nonvolatile memory device and driving method of variable resistance nonvolatile memory device |
US8687409B2 (en) | 2011-05-31 | 2014-04-01 | Panasonic Corporation | Variable resistance nonvolatile memory device |
JP5209151B1 (ja) * | 2011-08-11 | 2013-06-12 | パナソニック株式会社 | 抵抗変化型不揮発性記憶素子の書き込み方法 |
JP2014191837A (ja) * | 2013-03-26 | 2014-10-06 | Toppan Printing Co Ltd | 不揮発性メモリセルおよび不揮発性メモリ |
JP2014216046A (ja) * | 2013-04-23 | 2014-11-17 | 株式会社東芝 | 半導体記憶装置 |
WO2016143155A1 (ja) * | 2015-03-10 | 2016-09-15 | 株式会社 東芝 | 不揮発性半導体メモリ |
JP2016167329A (ja) * | 2015-03-10 | 2016-09-15 | 株式会社東芝 | 不揮発性半導体メモリ |
CN106663465A (zh) * | 2015-03-10 | 2017-05-10 | 株式会社东芝 | 非易失性半导体存储器 |
US9990975B2 (en) | 2015-03-10 | 2018-06-05 | Toshiba Memory Corporation | Nonvolatile semiconductor memory |
US10074694B2 (en) | 2015-07-24 | 2018-09-11 | Toshiba Memory Corporation | Memory device and method for manufacturing the same |
JPWO2018159653A1 (ja) * | 2017-03-01 | 2020-01-16 | 日本電気株式会社 | 半導体装置 |
US11139024B2 (en) | 2017-03-01 | 2021-10-05 | Nanobridge Semiconductor, Inc. | Semiconductor device |
JP7015568B2 (ja) | 2017-03-01 | 2022-02-03 | ナノブリッジ・セミコンダクター株式会社 | 半導体装置 |
CN113808648A (zh) * | 2020-06-11 | 2021-12-17 | 闪迪技术有限公司 | 在交叉点存储器阵列中形成选择器的亚阈值电压 |
WO2022014154A1 (ja) * | 2020-07-17 | 2022-01-20 | ソニーセミコンダクタソリューションズ株式会社 | 半導体装置およびその制御方法 |
WO2022145251A1 (ja) * | 2020-12-28 | 2022-07-07 | ソニーセミコンダクタソリューションズ株式会社 | 抵抗変化型メモリ、メモリ装置及びメモリシステム |
US20230071950A1 (en) * | 2021-03-05 | 2023-03-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory device |
US11968844B2 (en) * | 2021-03-05 | 2024-04-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory device |
Also Published As
Publication number | Publication date |
---|---|
US20100321982A1 (en) | 2010-12-23 |
JPWO2010070895A1 (ja) | 2012-05-24 |
US8125817B2 (en) | 2012-02-28 |
JP4607256B2 (ja) | 2011-01-05 |
CN101946285A (zh) | 2011-01-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4607256B2 (ja) | 不揮発性記憶装置及びその書き込み方法 | |
JP4563511B2 (ja) | 不揮発性記憶装置 | |
US8203863B2 (en) | Nonvolatile memory cells and nonvolatile memory devices including the same | |
JP4823316B2 (ja) | 不揮発性半導体記憶装置の書き込み方法 | |
JP5313413B2 (ja) | 抵抗変化素子の駆動方法、及び不揮発性記憶装置 | |
CN101542632B (zh) | 电阻变化型存储装置 | |
JP5016151B2 (ja) | 抵抗変化型不揮発性記憶装置 | |
JP4628501B2 (ja) | 抵抗変化素子の駆動方法及び不揮発性記憶装置 | |
JP4781431B2 (ja) | 不揮発性半導体記憶装置及びその書き込み方法 | |
US8120941B2 (en) | Bidirectional non-volatile memory array architecture | |
JP4662990B2 (ja) | 不揮発性半導体記憶装置及びその書き込み方法 | |
JP2016167332A (ja) | 記憶装置 | |
JP5911814B2 (ja) | 抵抗変化メモリ | |
JP6810725B2 (ja) | 抵抗変化型ランダムアクセスメモリ | |
JP2009135370A (ja) | 不揮発性記憶素子およびその製造方法、並びにその不揮発性記憶素子を用いた不揮発性半導体装置 | |
JP2010192718A (ja) | 不揮発性半導体記憶装置及びその製造方法 | |
JP2015103271A (ja) | 記憶装置及び記憶装置の制御方法 | |
JP4903919B1 (ja) | 抵抗変化型不揮発性記憶装置 | |
JP2014063549A (ja) | 半導体記憶装置 | |
JP6556435B2 (ja) | 半導体集積回路 | |
JP5700602B1 (ja) | 不揮発性半導体メモリ | |
JP2009266924A (ja) | 不揮発性記憶素子およびその製造方法、並びにその不揮発性記憶素子を用いた不揮発性半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200980105354.X Country of ref document: CN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2010526098 Country of ref document: JP |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 09833202 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 12867392 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 09833202 Country of ref document: EP Kind code of ref document: A1 |