US4839638A - Programmable circuit for controlling a liquid crystal display - Google Patents

Programmable circuit for controlling a liquid crystal display Download PDF

Info

Publication number
US4839638A
US4839638A US06/934,396 US93439686A US4839638A US 4839638 A US4839638 A US 4839638A US 93439686 A US93439686 A US 93439686A US 4839638 A US4839638 A US 4839638A
Authority
US
United States
Prior art keywords
control circuit
switching
data
liquid crystal
switching state
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US06/934,396
Other languages
English (en)
Inventor
Manfred Kosler
Peter Hubski
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kontron Elektronik GmbH
Original Assignee
Createc Gesellschaft fuer Elektrotechnik mbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Createc Gesellschaft fuer Elektrotechnik mbH filed Critical Createc Gesellschaft fuer Elektrotechnik mbH
Assigned to CREATEC GESELLSCHAFT FUR ELEKTROTECHNIK MBH reassignment CREATEC GESELLSCHAFT FUR ELEKTROTECHNIK MBH ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: HUBSKI, PETER, KOSLAR, MANFRED
Application granted granted Critical
Publication of US4839638A publication Critical patent/US4839638A/en
Assigned to KONTRON ELEKTRONIK GMBH reassignment KONTRON ELEKTRONIK GMBH ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: CREATEC GESELLSCHAFT FUR ELEKTROTECHNIK MBH
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers

Definitions

  • the invention relates to a control circuit for controlling a liquid crystal display (LCD controller) for two separate bus structures of which one serves for the exchange of data with a computer while the other serves for the exchange of data with at least one addressable memory associated with the liquid crystal display (LCD).
  • LCD controller liquid crystal display
  • Circuits of this type are known, which make it possible to derive the information-containing signals required to control a liquid crystal display (LCD) module organized in the form of a matrix from a processor system, with the clock pulse and timing control signals for the LCD being generated in the control circuit itself.
  • LCD liquid crystal display
  • Most of the characters to be displayed are generated with the aid of memories provided in the control circuit itself which are able, upon an appropriate instruction, to display complete characters on the LCD.
  • customary liquid crystal displays with high resolution signal sequences must be produced--corresponding to the matrix-type actuation--which, on the one hand, emit a sequential succession of signal patterns corresponding to image lines and, on the other hand, take care that the characters are newly recorded, for example with the use of the known "two thirds methods", in regular repetition and, additionally, polarity reversals are effected at certain intervals to avoid electrolysis phenomena in the liquid crystal arrangements.
  • switching means should be provided, if required, to supply a plurality of the display faces in parallel since the maximum area to be actuated is limited by the repetition intervals to be maintained. The thus generated signals reach the LCD module by way of driver stages.
  • the drawback is that the prior art control devices for changing the image contents require more or less complicated operations which all have in common that access by the processor to the memory region associated with the LCD is possible only indirectly, after a corresponding request by way of the control circuit, with waiting cycles and similar delays having to be accepted.
  • the contents of the liquid crystal display can be displayed only indirectly via a memory which itself contains the components required to generate complete characters composed of groups of dots.
  • the invention is based on the realization that optimum processing, with respect to time, of signals contained in a display memory is possible if the memory region associated with the display is essentially independent of the internal control sequence of the circuit and substantially uninfluenced by the times required to supply the screen with data from the memory.
  • the access times for actuating the LCD module can then always be kept so short that data access from the computer system is not or hardly impaired with respect to time.
  • the control circuit is thus "quasi transparent" for the connected computer so that a change in the screen (memory) contents can always take place without regard for the cyclic, internal sequences of the control device.
  • the memories for holding the screen contents appear to the processor system as part of the memory regions directly available to it. Actuation is effected by way of a memory oriented address corresponding to the customary addressing of RAM or ROM memory modules. Access to the memory regions "reserved" for the LCD is here made in regular succession by switching off access by the computer for a short time, it being possible, by means of appropriate buffering between computer and screen memory, that this causes no or at most a slight time delay for the processor system.
  • a switch may be made between two or more different, equal priority memory regions which each cover the entire image content.
  • the change of displays is effected by switching the control circuit "suddenly", while for an intentional successive change of image content by the processor, the control times for the changes of individual display sections can be selected in such a manner that display elements are "built up” consecutively before the eyes of the observer.
  • This control is made--likewise memory oriented--by registers addressable by the computer and preferably provided within the control circuit, with the contents of these registers being read out and evaluated by the control circuit.
  • timing control for the switching as determined by the internal timing clock pulse of the control circuit is effected in such a manner that the times for which the internal lines of the control circuit are connected with the bus structure for the transmission of data to the liquid crystal display lie in the order of magnitude of, and are preferably less than, the times for transmission of individual data words in the exchange of data with the computer, access to the memory regions associated with the LCD modules is not or at most only occasionally impeded so that the computer is not limited in its access.
  • individual data words are read out in succession from the memory to actuate the LCD module, with, in particular, the time of the subsequent parallel to serial conversion giving the computer renewed access time.
  • the timing controls for the computer and the control circuit here operate asynchronously relative to one another.
  • FIG. 1 is a block circuit diagram of the control device according to the invention within a processor system which controls an LCD unit;
  • FIG. 2 is a block circuit diagram to explain the internal signal processing for one embodiment of the invention.
  • FIG. 3 shows details of the internal circuitry of the embodiment according to FIG. 2.
  • a control circuit 1 is provided between a first, complete bus structure 2 composed of a data bus 2a, an address bus 2b and a control bus 2c.
  • This bus structure forms the system bus which enables data operations between the control circuit according to the invention and a computer 3 as well as a main memory 4 associated with the computer.
  • System bus 2 forms a known bus structure as it is employed in conventional microprocessors.
  • Control device 1 is connected with a further bus structure 5 which is likewise composed of a data bus 5a, an address bus 5b and a control bus 5c.
  • This second bus structure is connected to a plurality of--two in the present embodiment--addressable memory regions 6, 7 which each contain the complete image content of a graphic information to be displayed on an LCD module.
  • LCD module 8 is controlled by control circuit 1 via a driver stage 9, with the data present in memories 6 and 7, respectively, being converted by the control circuit to serially transmitted information which is adapted to the respective LCD module.
  • polarity reversals and possibly other control pulses are required which are needed to operate such a display module.
  • the data are transmitted by way of two or more lines (display data), with the number of these data lines depending on the number of fields into which the display surface is subdivided.
  • an interface circuit 11 can be seen in block circuit form which maintains data communications with bus structure 2 and thus constitutes the communications interface with the external computer system.
  • FIG. 2 The block circuit diagram shown in FIG. 2 for the internal circuit also shows the components of the individual control lines (control bus in FIG. 1).
  • the following signal identifications are employed here:
  • the above table also provides the identifications and functions of the connections with LCD module 8.
  • a timing control 12 is synchronized by an externally connectable quartz crystal 13.
  • An additional testing device 17 can be actuated externally and transmits, after a properly terminated function test of the module, an acknowledgement output "test" signal.
  • the connections with the external control bus are established by means of a component group 14 which causes the data to be transferred to the second bus structure 5 as shown in FIG. 1.
  • An actuation module 15 generates the serial data signals to actuate the data lines of the LCD module.
  • the further control pulses for the LCD originate from LCD driver control 16 which generates the signals fed to the external driver circuits.
  • control pulses generated by means of driver control 16 can be influenced via internal registers, with the control sequences corresponding to various commercially manufactured LCD modules being represented by different data words.
  • FIG. 3 shows those components schematically which become functionally active during operation of the control circuit according to the invention.
  • the identification symbols employed for the external component groups correspond to those used in FIGS. 2 and 3, respectively.
  • a multiplexer 21 which receives the external bus structure 2 (data bus 2a, address bus 2b and control bus 2c) via a data buffer 22 is the central element for linking the two bus structures 2 and 5.
  • the connection to the external bus structures is influenced for the individual bus lines in dependence on the momentary operating state of control circuit 1.
  • the connection of the bus lines with memory regions 6 and 7 associated with the image display in principle, has priority over access by the computer via lines 2. Therefore, in the normal case, bus lines 5a to 5c are reserved for internal access by control circuit 1 for assembling the display information from the data found in memories 6 and 7.
  • the pulse sequences required to build up the image display are generated in a fixed time pattern, with the image content being obtained from one of the two memories 6 or 7. Due to the fact that the two memory regions of the control unit are available with priority, difficulties resulting from possible collisions with computer access are avoided.
  • the LCD displays the respective memory contents, with the type of display being actuated by an external instruction from the computer via bus structure 2 and the corresponding instructions being stored in a register 23.
  • the storage of instructions in register 23 may occur at any time independently of the state of image generation, if only the type of image display is concerned. (The instructions which change the type of actuation of LCD 8 and practically assure adaptation to another LCD component group, can here be left out of consideration.)
  • both memories 6 and 7 may also be accessed twice in succession with respect to the same image content elements, with an arithmetic unit 24 generating logic linkages between these image contents so that a display dot is displayed in black if a corresponding display dot is controlled to be black in either of the two memories (OR-linked display) or only if both are controlled to be dark (AND); or it is possible to key the screen content to be dark only if one of the corresponding memory locations contains the information "black" (EXCLUSIVE-OR or EX-OR display).
  • Memories 6 and 7 are here addressed in such a manner that successive memory addresses identify memory locations which are also successive in the image display. Corresponding memory addresses in memories 6 and 7 identify coinciding regions of the display.
  • the data words stored in memories 6 and 7 describe--according to their bit length--the state of a corresponding sequence of display dots in LCD 8. Changes which relate to register 23 and which take place during build-up of the display, do not annoy the human viewer since--as long as the display information remains generally the same--this "change of displays" is observed as a natural change.
  • control circuit 1 Due to the fact that the display information is obtained directly from memories 6 and 7--without the intermediary of character generators--the configuration of control circuit 1 is extremely simple. This does increase the amount of information required to be stored in memories 6 and 7 for assembly of a display. However, since the respective data can be stored and changed by the circuit according to the invention without any loss of time, the use of character generators within control circuit 1 would not result in simplification. Yet, the directly effective direct access to memories 6 and 7, as will be described below, considerably increases the universality of use of the control circuit.
  • FIG. 3 shows only one data line.
  • the parallel/serial converter 15 would correspondingly be provided several times.
  • internal control member 22 and the timer contained therein generate one pulse for each data word to be transmitted so as to set the data transmission in multiplexer 21 in such a manner that the internal bus lines are connected with external bus 5.
  • the contents of the memory is transferred to parallel/serial converter 15 and, after the clock pulse signal has been delayed by a delay circuit 26 by a short period of time, readout of this data word from the parallel/serial converter is effected by way of a data line leading to driver circuit 9.
  • a further delay circuit 27 switches multiplexer 21 back in the direction of data traffic between bus structures 2 and 5.
  • delay lines 26 and 27 have merely symbolic significance.
  • the respective signal delays can also be produced in a different way, for example by means of counters, natural line delays during signal transmission, etc.
  • memory regions 6 and 7 are available directly for the connected computer circuit and control circuit 1 is "quasi transparent".
  • the data stored in memories 6 or 7 can be changed or erased.
  • a complete change of displays is made without interruption.
  • access by the computer to one of memory regions 6 or 7 causes the information of a complete image display to be changed, a still picture can be displayed from the other memory region with the required "refresher” cycles, without being influenced by the change in images.
  • finished display contents are stored in main memory 4 (FIG. 1) in the correct sequence with respect to their addresses to be quickly transferred, if required, to a memory 6 or 7 associated with the LCD.
  • All information elements serving to form a character are available in main memory 4 and can be addressed as units by means of macros and transferred into the corresponding memory regions of memories 6 and 7. This provides high flexibility, since fixed character rasters etc. are not required.
  • the LCD can be operated in an independent mode capable of producing graphics, with complex characters, such as letters and numbers, etc., being quickly written in by the appropriate transfer of data.
  • memory regions 6 or 7 do not correspond precisely to the memory requirement of the LCD element and--as in the normal case--slightly exceed its capacity, the excess memory locations can also be used by the computer as a memory region available in quasi direct access. Memory regions 6 and 7 can also be addressed by external component groups operating in the DMA mode since corresponding control lines ("ready") are available.
  • the data buffer 22 takes care that the data are readily available for access via bus structure 2 even if multiplexer 21 has already taken on its operational state for transmission of data in internal control member 25.
  • data can be read into the buffer region if the multiplexer is busy transmitting data from memories 6 and 7 to LCD 8.
  • a corresponding clock pulse cycle transfers the addressed data into the buffer before the multiplexer again internally assigns bus 5 to the control circuit and, in the write-in mode, the data transferred by the computer are stored and are not written into memory 6 or 7 via the multiplexer until bus 5 is available again to the computer.
  • an external unit By providing a "ready" line within control bus 2c, an external unit receives a ready signal that it may receive or put out data. This state is displayed whenever buffer register 22 has data available or is able to receive data--depending on the direction of transmission. Such a control line makes control unit 1 and the connected memory regions 6 and 7 appear as directly addressable memories. The "ready" signal is put out if in the meantime the buffer register for the address in memory 6 or 7, respectively, also contained in the buffer register, was discharged or if these memories performed a read cycle so that DMA-capable component groups can be controlled in a favorable manner.
  • the invention is not limited in its embodiments to the preferred embodiment described above. Rather, a number of variations are conceivable which utilize the illustrated solution even for basically differently configured embodiments.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Selective Calling Equipment (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Digital Computer Display Output (AREA)
US06/934,396 1985-03-06 1986-03-06 Programmable circuit for controlling a liquid crystal display Expired - Fee Related US4839638A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE19853508321 DE3508321A1 (de) 1985-03-06 1985-03-06 Programmierbare schaltung zur steuerung einer fluessigkristallanzeige
DE3508321 1985-03-06

Publications (1)

Publication Number Publication Date
US4839638A true US4839638A (en) 1989-06-13

Family

ID=6264644

Family Applications (1)

Application Number Title Priority Date Filing Date
US06/934,396 Expired - Fee Related US4839638A (en) 1985-03-06 1986-03-06 Programmable circuit for controlling a liquid crystal display

Country Status (7)

Country Link
US (1) US4839638A (de)
EP (1) EP0252911B1 (de)
JP (1) JPS62502992A (de)
AT (1) ATE70920T1 (de)
AU (1) AU5581386A (de)
DE (2) DE3508321A1 (de)
WO (1) WO1986005305A1 (de)

Cited By (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5206629A (en) * 1989-02-27 1993-04-27 Texas Instruments Incorporated Spatial light modulator and memory for digitized video display
US5239626A (en) * 1988-03-25 1993-08-24 Mitsubishi Denki Kabushiki Kaisha Display and drawing control system
US5353041A (en) * 1989-08-31 1994-10-04 Canon Kabushiki Kaisha Driving device and display system
US5731798A (en) * 1994-08-26 1998-03-24 Samsung Electronics Co., Ltd. Circuit for outputting a liquid crystal display-controlling signal in inputting data enable signal
US5754153A (en) * 1990-04-06 1998-05-19 Canon Kabushiki Kaisha Display apparatus
US5828355A (en) * 1996-10-16 1998-10-27 Northern Telecom Limited General purpose liquid crystal display controller
GB2329741A (en) * 1997-09-29 1999-03-31 Holtek Microelectronics Inc Liquid crystal display driver
US5912653A (en) * 1994-09-15 1999-06-15 Fitch; Stephan J. Garment with programmable video display unit
US6335720B1 (en) * 1995-04-27 2002-01-01 Canon Kabushiki Kaisha Data transfer method, display driving circuit using the method, and image display apparatus
US20020152347A1 (en) * 1993-02-10 2002-10-17 Ikuya Arai Information output system
US6633273B2 (en) 1993-08-30 2003-10-14 Hitachi, Ltd. Liquid crystal display with liquid crystal driver having display memory
US20030193466A1 (en) * 1990-03-23 2003-10-16 Mitsuaki Oshima Data processing apparatus
US20040008174A1 (en) * 2002-07-12 2004-01-15 Denis Beaudoin Graphics controller configurable for any display device
US20040061692A1 (en) * 1992-02-20 2004-04-01 Hitachi, Ltd. Display unit for displaying an image based on a video signal received from a personal computer which is connected to an input device
EP1439522A2 (de) * 2003-01-16 2004-07-21 Conrac GmbH Bildspeicherüberwachungssystem
US6870519B2 (en) 2001-03-28 2005-03-22 Intel Corporation Methods for tiling multiple display elements to form a single display
US20060035686A1 (en) * 1999-07-23 2006-02-16 Kyocera Corporation Mobile telephone
US20140095120A1 (en) * 2009-05-07 2014-04-03 Cypress Semiconductor Corporation Development, programming, and debugging environment
US9575748B2 (en) 2009-05-07 2017-02-21 Cypress Semiconductor Corporation Development, programming, and debugging environment

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4006243A1 (de) * 1989-07-21 1991-01-31 Eurosil Electronic Gmbh Schaltungsanordnung zum betrieb einer fluessigkristallanzeige
US5254980A (en) * 1991-09-06 1993-10-19 Texas Instruments Incorporated DMD display system controller
JP2006270991A (ja) * 2006-05-18 2006-10-05 Kyocera Corp 携帯電話機

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3821730A (en) * 1973-06-14 1974-06-28 Lektromedia Ltd Method and apparatus for displaying information on the screen of a monitor
US4094000A (en) * 1976-12-16 1978-06-06 Atex, Incorporated Graphics display unit
US4199757A (en) * 1977-01-21 1980-04-22 Tokyo Shibaura Electric Co., Ltd. Character display apparatus
FR2509897A1 (fr) * 1981-07-17 1983-01-21 Commissariat Energie Atomique Procede de detection et d'estimation de la grandeur d'une fissure dans la gaine d'un crayon d'assemblage combustible de reacteur nucleaire
US4414545A (en) * 1980-12-17 1983-11-08 Hitachi, Ltd. Memory circuit for generating liquid crystal display characters
US4441105A (en) * 1981-12-28 1984-04-03 Beckman Instruments, Inc. Display system and method
US4482970A (en) * 1981-11-06 1984-11-13 Grumman Aerospace Corporation Boolean filtering method and apparatus
US4536856A (en) * 1982-06-07 1985-08-20 Sord Computer Systems, Inc. Method of and apparatus for controlling the display of video signal information
US4554538A (en) * 1983-05-25 1985-11-19 Westinghouse Electric Corp. Multi-level raster scan display system
US4591850A (en) * 1982-06-24 1986-05-27 Asea Aktiebolag Auxiliary memory in a video display unit of the raster scan type

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2509887A1 (fr) * 1981-07-15 1983-01-21 Europ Teletransmission Dispositif de memorisation et d'affichage

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3821730A (en) * 1973-06-14 1974-06-28 Lektromedia Ltd Method and apparatus for displaying information on the screen of a monitor
US4094000A (en) * 1976-12-16 1978-06-06 Atex, Incorporated Graphics display unit
US4199757A (en) * 1977-01-21 1980-04-22 Tokyo Shibaura Electric Co., Ltd. Character display apparatus
US4414545A (en) * 1980-12-17 1983-11-08 Hitachi, Ltd. Memory circuit for generating liquid crystal display characters
FR2509897A1 (fr) * 1981-07-17 1983-01-21 Commissariat Energie Atomique Procede de detection et d'estimation de la grandeur d'une fissure dans la gaine d'un crayon d'assemblage combustible de reacteur nucleaire
US4482970A (en) * 1981-11-06 1984-11-13 Grumman Aerospace Corporation Boolean filtering method and apparatus
US4441105A (en) * 1981-12-28 1984-04-03 Beckman Instruments, Inc. Display system and method
US4536856A (en) * 1982-06-07 1985-08-20 Sord Computer Systems, Inc. Method of and apparatus for controlling the display of video signal information
US4591850A (en) * 1982-06-24 1986-05-27 Asea Aktiebolag Auxiliary memory in a video display unit of the raster scan type
US4554538A (en) * 1983-05-25 1985-11-19 Westinghouse Electric Corp. Multi-level raster scan display system

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
"Spotlighting display devices: Dot-matrix LCD Modules Finding New and Varied Applicantions", Journal of Electronic Engineering, vol. No. 20, No. 195, Mar. 1983 Tokyo, Shuichi et al, pp. 93-97.
Spotlighting display devices: Dot matrix LCD Modules Finding New and Varied Applicantions , Journal of Electronic Engineering, vol. No. 20, No. 195, Mar. 1983 Tokyo, Shuichi et al, pp. 93 97. *

Cited By (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5239626A (en) * 1988-03-25 1993-08-24 Mitsubishi Denki Kabushiki Kaisha Display and drawing control system
US5206629A (en) * 1989-02-27 1993-04-27 Texas Instruments Incorporated Spatial light modulator and memory for digitized video display
US5353041A (en) * 1989-08-31 1994-10-04 Canon Kabushiki Kaisha Driving device and display system
US20030193466A1 (en) * 1990-03-23 2003-10-16 Mitsuaki Oshima Data processing apparatus
US7821489B2 (en) * 1990-03-23 2010-10-26 Panasonic Corporation Data processing apparatus
US5754153A (en) * 1990-04-06 1998-05-19 Canon Kabushiki Kaisha Display apparatus
US20040061692A1 (en) * 1992-02-20 2004-04-01 Hitachi, Ltd. Display unit for displaying an image based on a video signal received from a personal computer which is connected to an input device
US20100026627A1 (en) * 1992-02-20 2010-02-04 Mondis Technology, Ltd. DISPLAY UNIT FOR DISPLAYING AN IMAGE BASED ON A VIDEO SIGNAL RECEIVED FROM A PERSONAL COMPUTER WHICH IS CONNECTED TO AN INPUT DEVICE (As Amended)
US20020152347A1 (en) * 1993-02-10 2002-10-17 Ikuya Arai Information output system
US20040155979A1 (en) * 1993-02-10 2004-08-12 Ikuya Arai Information output system
US7475180B2 (en) 1993-02-10 2009-01-06 Mondis Technology Ltd. Display unit with communication controller and memory for storing identification number for identifying display unit
US7475181B2 (en) 1993-02-10 2009-01-06 Mondis Technology Ltd. Display unit with processor and communication controller which communicates information to the processor
US7089342B2 (en) 1993-02-10 2006-08-08 Hitachi, Ltd. Method enabling display unit to bi-directionally communicate with video source
US6633273B2 (en) 1993-08-30 2003-10-14 Hitachi, Ltd. Liquid crystal display with liquid crystal driver having display memory
US5731798A (en) * 1994-08-26 1998-03-24 Samsung Electronics Co., Ltd. Circuit for outputting a liquid crystal display-controlling signal in inputting data enable signal
US5912653A (en) * 1994-09-15 1999-06-15 Fitch; Stephan J. Garment with programmable video display unit
US6335720B1 (en) * 1995-04-27 2002-01-01 Canon Kabushiki Kaisha Data transfer method, display driving circuit using the method, and image display apparatus
US5828355A (en) * 1996-10-16 1998-10-27 Northern Telecom Limited General purpose liquid crystal display controller
GB2329741A (en) * 1997-09-29 1999-03-31 Holtek Microelectronics Inc Liquid crystal display driver
US20060035686A1 (en) * 1999-07-23 2006-02-16 Kyocera Corporation Mobile telephone
US7742789B1 (en) * 1999-07-23 2010-06-22 Kyocera Corporation Mobile telephone
US7747287B2 (en) 1999-07-23 2010-06-29 Kyocera Corporation Mobile telephone
US7474275B2 (en) 2001-03-28 2009-01-06 Intel Corporation Displays with multiple tiled display elements
US20050140569A1 (en) * 2001-03-28 2005-06-30 Sundahl Robert C. Displays with multiple tiled display elements
US6870519B2 (en) 2001-03-28 2005-03-22 Intel Corporation Methods for tiling multiple display elements to form a single display
US20040008174A1 (en) * 2002-07-12 2004-01-15 Denis Beaudoin Graphics controller configurable for any display device
EP1439522A2 (de) * 2003-01-16 2004-07-21 Conrac GmbH Bildspeicherüberwachungssystem
DE10301494B3 (de) * 2003-01-16 2004-08-26 Conrac Gmbh Bildspeicherüberwachungssystem
EP1439522A3 (de) * 2003-01-16 2009-02-25 Conrac GmbH Bildspeicherüberwachungssystem
US20140095120A1 (en) * 2009-05-07 2014-04-03 Cypress Semiconductor Corporation Development, programming, and debugging environment
US9575748B2 (en) 2009-05-07 2017-02-21 Cypress Semiconductor Corporation Development, programming, and debugging environment

Also Published As

Publication number Publication date
EP0252911A1 (de) 1988-01-20
DE3683155D1 (de) 1992-02-06
WO1986005305A1 (en) 1986-09-12
DE3508321A1 (de) 1986-09-11
EP0252911B1 (de) 1991-12-27
AU5581386A (en) 1986-09-24
JPS62502992A (ja) 1987-11-26
ATE70920T1 (de) 1992-01-15

Similar Documents

Publication Publication Date Title
US4839638A (en) Programmable circuit for controlling a liquid crystal display
US4511965A (en) Video ram accessing system
US4150364A (en) Parallel access memory system
US4388621A (en) Drive circuit for character and graphic display device
US4737782A (en) Liquid crystal display drive circuit with variable sequence of backplate scanning and variable duty factor
US5852428A (en) Display driving device
US4298931A (en) Character pattern display system
JPH0222959B2 (de)
US5703616A (en) Display driving device
US4599613A (en) Display drive without initial disturbed state of display
JPH0313796Y2 (de)
US4591845A (en) Character and graphic signal generating apparatus
KR100347852B1 (ko) 표시용 콘트롤러 드라이버와 표시부의 구동 방법
US4796221A (en) Memory control device
JPH0425554B2 (de)
US5146546A (en) Printer with hardware symbol data accessing scheme
KR970003090B1 (ko) 표시 데이터 기입제어장치
JPH071425B2 (ja) ラスタ走査表示システム
KR940000603B1 (ko) 디스플레이제어장치
JPS617879A (ja) Ｃｒｔの高速描画装置
JPS604988A (ja) 画像表示装置
JPH0544680B2 (de)
JP2001060079A (ja) マトリクス型表示装置及びマトリクス型表示駆動装置
SU1660051A1 (ru) Запоминающее устройство
KR100328897B1 (ko) 표시용마이크로컴퓨터

Legal Events

Date Code Title Description
AS Assignment

Owner name: CREATEC GESELLSCHAFT FUR ELEKTROTECHNIK MBH, LIMBU

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:KOSLAR, MANFRED;HUBSKI, PETER;REEL/FRAME:004635/0620

Effective date: 19861103

Owner name: CREATEC GESELLSCHAFT FUR ELEKTROTECHNIK MBH, GERMA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KOSLAR, MANFRED;HUBSKI, PETER;REEL/FRAME:004635/0620

Effective date: 19861103

CC Certificate of correction
AS Assignment

Owner name: KONTRON ELEKTRONIK GMBH, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:CREATEC GESELLSCHAFT FUR ELEKTROTECHNIK MBH;REEL/FRAME:006012/0483

Effective date: 19920110

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAT HLDR NO LONGER CLAIMS SMALL ENT STAT AS SMALL BUSINESS (ORIGINAL EVENT CODE: LSM2); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

REMI Maintenance fee reminder mailed
FPAY Fee payment

Year of fee payment: 4

SULP Surcharge for late payment
REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
FP Lapsed due to failure to pay maintenance fee

Effective date: 19970518

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362