US20230307312A1 - High thermal conductivity vias by additive processing - Google Patents
High thermal conductivity vias by additive processing Download PDFInfo
- Publication number
- US20230307312A1 US20230307312A1 US18/143,446 US202318143446A US2023307312A1 US 20230307312 A1 US20230307312 A1 US 20230307312A1 US 202318143446 A US202318143446 A US 202318143446A US 2023307312 A1 US2023307312 A1 US 2023307312A1
- Authority
- US
- United States
- Prior art keywords
- thermal via
- forming
- nanoparticle
- film
- nanoparticles
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3677—Wire-like or pin-like cooling fins or heat sinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4871—Bases, plates or heatsinks
- H01L21/4882—Assembly of heatsink parts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3731—Ceramic materials or glass
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3733—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon having a heterogeneous or anisotropic structure, e.g. powder or fibres in a matrix, wire mesh, porous structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3736—Metallic materials
Definitions
- This disclosure relates to the field of integrated circuits. More particularly, this disclosure relates to thermal management in integrated circuits.
- Integrated circuits frequently generate undesired heat in some active components. It is sometimes desired to remove the heat through a heat sink or other passive structure. It is sometimes desired to divert the heat from thermally sensitive components in the integrated circuit. Managing excess heat in integrated circuits has become increasingly problematic.
- An integrated circuit has a substrate and an interconnect region disposed on the substrate.
- the interconnect region includes a plurality of interconnect levels. Each interconnect level includes interconnects in dielectric material.
- the integrated circuit includes a thermal via in the interconnect region.
- the thermal via extends vertically in at least one of the interconnect levels in the interconnect region.
- the thermal via includes a cohered nanoparticle film in which adjacent nanoparticles are cohered to each other.
- the thermal via has a thermal conductivity higher than dielectric material touching the thermal via.
- the cohered nanoparticle film is formed by a method which includes an additive process.
- FIG. 1 A and FIG. 1 B are cross sections of an example integrated circuit containing a thermal via according to an embodiment of the invention.
- FIG. 2 A and FIG. 2 B are cross sections of another example integrated circuit containing a thermal via according to an embodiment of the invention.
- FIG. 3 is a cross section of another example integrated circuit containing a thermal via according to an embodiment of the invention.
- FIG. 4 is a cross section of another example integrated circuit containing a thermal via according to an embodiment of the invention.
- FIG. 5 A through FIG. 5 G depict an example method of forming an integrated circuit with thermal vias according to an embodiment of the invention.
- FIG. 6 A through FIG. 6 E depict another example method of forming an integrated circuit with a thermal via according to an embodiment of the invention.
- FIG. 7 A through FIG. 7 D depict a further example method of forming an integrated circuit with thermal vias according to an embodiment of the invention.
- FIG. 8 is a cross section of an example integrated circuit which includes a combined thermal routing structure according to an embodiment of the invention.
- the term “instant top surface” of an integrated circuit is understood to refer to the top surface of the integrated circuit which exists at the particular step being disclosed.
- the instant top surface may change from step to step in the formation of the integrated circuit.
- lateral is understood to refer to a direction parallel to a plane of an instant top surface of the integrated circuit
- vertical is understood to refer to a direction perpendicular to the plane of the instant top surface of the integrated circuit
- FIG. 1 A and FIG. 1 B are cross sections of an example integrated circuit containing a thermal via according to an embodiment of the invention.
- the integrated circuit 100 includes a substrate 102 comprising a semiconductor material 104 such as silicon, silicon germanium or silicon carbide.
- the semiconductor material 104 may be a type III-V semiconductor such as gallium nitride or gallium arsenide.
- Other semiconductor materials are within the scope of the instant example.
- the integrated circuit 100 further includes an interconnect region 106 disposed above the substrate 102 . Heat-generating components 108 of the integrated circuit 100 , depicted in FIG.
- the integrated circuit 100 may also include thermally sensitive components 112 , depicted in FIG. 1 A as MOS transistors. Other manifestations of the thermally sensitive components 112 are within the scope of the instant example.
- the components 108 and 112 may be laterally separated by field oxide 114 proximate to the boundary 110 between the substrate 102 and the interconnect region 106 .
- the field oxide 114 may have, for example, a shallow trench isolation (STI) structure as depicted in FIG. 1 A , or may have a localized oxidation of silicon (LOCOS) structure.
- STI shallow trench isolation
- LOC localized oxidation of silicon
- the interconnect region 106 may include contacts 116 , interconnects 118 and vias 120 disposed in a dielectric layer stack 122 .
- the contacts 116 make electrical connections to the heat-generating components 108 and the thermally sensitive components 112 .
- the interconnects 118 are disposed in a plurality of interconnect levels.
- the interconnects 118 in a first interconnect level make electrical connections to the contacts 116 .
- the vias 120 are disposed between successive interconnect levels and make electrical connections to the interconnects.
- a top surface 124 of the interconnect region 106 is located at a surface of the interconnect region 106 opposite to the boundary 110 between the substrate 102 and the interconnect region 106 .
- the interconnects 118 may include aluminum interconnects, damascene copper interconnects, and/or plated copper interconnects.
- An aluminum interconnect may include an aluminum layer with a few percent silicon, titanium, and/or copper, possibly on an adhesion layer comprising titanium, and possibly with an anti-reflection layer of titanium nitride on the aluminum layer.
- a damascene copper interconnect may include copper on a barrier layer of tantalum and/or tantalum nitride, disposed in a trench in the dielectric layer stack 122 .
- a plated copper interconnect may include an adhesion layer at a bottom of the interconnect, and may have a barrier layer disposed on the sides of the interconnect.
- the dielectric layer stack 122 may include a pre-metal dielectric (PMD) layer directly over the substrate 102 ; the contacts 116 extend through the PMD layer.
- the dielectric layer stack 122 may also include a plurality of intra-metal dielectric (IMD) layers; each IMD layer laterally surrounds instances of the interconnects 118 in that specific interconnect level.
- the dielectric layer stack 122 may further include a plurality of inter-level dielectric (ILD) layers; each ILD layer vertically separates instances of the interconnects 118 in two sequential interconnect levels and laterally surrounds instances of the vias 120 which connect the interconnects 118 in the two sequential interconnect levels.
- ILD intra-metal dielectric
- Bond pad structures 126 may be disposed over the top surface 124 of the interconnect region 106 , and may be electrically coupled to the interconnects 118 .
- a protective overcoat 128 may be disposed over the top surface 124 of the interconnect region 106 .
- the protective overcoat 128 may include one or more layers of dielectric material, such as silicon dioxide, silicon nitride, silicon oxide nitride, and/or polyimide.
- Thermal vias 130 are disposed in the interconnect region 106 , extending over a portion, but not all, of the integrated circuit 100 in the interconnect region 106 . Each thermal via 130 extends vertically in at least one of the interconnect levels. The thermal vias 130 may be stacked vertically to form continuous vertical structures, as depicted in FIG. 1 A . Other configurations of the thermal vias 130 are within the scope of the instant example. The thermal vias 130 have a higher thermal conductivity than dielectric material of the dielectric layer stack 122 which touches the thermal vias 130 . Thermal conductivity may be understood as a property of a material, and may be expressed in units of watts/meter ° C.
- the thermal vias 130 include a cohered nanoparticle film 132 that includes primarily nanoparticles 133 , shown in more detail in FIG. 1 B .
- the cohered nanoparticle film 132 substantially fills the thermal vias 130 .
- Adjacent nanoparticles 133 cohere to each other.
- the cohered nanoparticle film 132 is substantially free of organic binder material such as adhesive or polymer.
- the thermal vias 130 may extend from an area proximate to the heat-generating components 108 to the top surface 124 of the interconnect region 106 , as shown in FIG. 1 A .
- the thermal vias 130 may be configured so as to extend away from the thermally sensitive components 112 , as shown in FIG. 1 A , advantageously diverting heat from the heat-generating components 108 away from the thermally sensitive components 112 during operation of the integrated circuit 100 .
- thermal vias 130 may be electrically non-conductive, and the nanoparticles 133 may include, for example, aluminum oxide, diamond, hexagonal boron nitride, cubic boron nitride, and/or aluminum nitride.
- the thermal vias 130 may optionally touch the contacts 116 , the interconnects 118 , and/or the vias 120 without risking undesired electrical shunts, enabling more efficient collection of heat from the heat-generating components 108 .
- the thermal vias 130 may be electrically conductive.
- the nanoparticles 133 may include, for example, metal, graphene, graphene embedded in metal, graphite, graphitic carbon, and/or carbon nanotubes. Electrically conductive versions of the thermal vias 130 may be separated from the contacts 116 , the interconnects 118 , and the vias 120 by dielectric material of the dielectric layer stack 122 .
- the nanoparticles 133 may include metal, and the thermal vias 130 may include a layer of graphitic material on the cohered nanoparticle film 132 .
- the nanoparticles 133 may include, for example, copper, nickel, palladium, platinum, iridium, rhodium, cerium, osmium, molybdenum and/or gold.
- the graphitic material may include graphite, graphitic carbon, graphene, and/or carbon nanotubes or the like.
- the thermal vias 130 are electrically conductive, and hence may be electrically isolated from the contacts 116 , the interconnects 118 , and the vias 120 by dielectric material of the dielectric layer stack 122 .
- FIG. 2 A and FIG. 2 B are cross sections of another example integrated circuit containing a thermal via according to an embodiment of the invention.
- the integrated circuit 200 includes a substrate 202 comprising a semiconductor material 204 .
- the integrated circuit 200 further includes an interconnect region 206 disposed above the substrate 202 .
- a first component 208 and a second component 234 are disposed in the substrate 202 , possibly extending into the interconnect region 206 , proximate to a boundary 210 between the substrate 202 and the interconnect region 206 .
- the first component 208 and the second component 234 may be matching components whose performance benefits from having similar thermal environments.
- Matching components may be understood as components which are designed to have substantially equal performance parameters such as drive current and threshold. Because these performance parameters are affected by temperature, reducing a temperature difference between matching components may advantageously reduce differences in the performance parameters.
- the components 208 and 234 are depicted in FIG. 2 A as MOS transistors, however other manifestations, such as bipolar junction transistors, JFETs, resistors, and SCRs are within the scope of the instant example.
- the components 208 and 234 may be laterally separated by field oxide 214 proximate to the boundary 210 between the substrate 202 and the interconnect region 206 .
- the interconnect region 206 may include contacts 216 , interconnects 218 and vias 220 disposed in a dielectric layer stack 222 .
- the dielectric layer stack 222 includes a plurality of layers of dielectric material, such as a PMD layer 236 as shown in FIG. 2 B , a plurality of IMD dielectric layers and a plurality of ILD layers.
- a top surface 224 of the interconnect region 206 is located at a surface of the interconnect region ( 206 opposite to the boundary 210 between the substrate 202 and the interconnect region 206 .
- a thermal via 230 is disposed in the interconnect region 206 , extending over a portion, but not all, of the integrated circuit 200 in the interconnect region 206 .
- the thermal via 230 laterally surrounds the components 208 and 234 in the PMD layer 236 .
- the contacts 216 extend through the PMD layer 236 .
- a first IMD layer 238 may be disposed over the thermal via 230 and the PMD layer 236 , as shown in FIG. 2 B .
- Other configurations of the thermal via 230 are within the scope of the instant example.
- the thermal via 230 may provide a more closely matched thermal environment for the first component 208 and the second component 234 and thereby improve their performance.
- the thermal via 230 includes a cohered nanoparticle film 232 that includes primarily nanoparticles 233 , and a layer of graphitic material 240 disposed on the cohered nanoparticle film 232 , shown in detail in FIG. 2 B .
- the nanoparticles 233 may include, for example, copper, nickel, palladium, platinum, iridium, rhodium, cerium, osmium, molybdenum and/or gold.
- the thermal via 230 may be substantially filled with nanoparticles, either electrically conducting or electrically non-conducting, for example as described in reference to FIG. 1 A and FIG. 1 B .
- FIG. 3 is a cross section of another example integrated circuit containing a thermal via according to an embodiment of the invention.
- the integrated circuit 300 includes a substrate 302 comprising a semiconductor material 304 .
- the integrated circuit 300 further includes an interconnect region 306 disposed above the substrate 302 .
- a heat-generating component 308 is disposed in the substrate 302 , proximate to a boundary 310 between the substrate 302 and the interconnect region 306 .
- the component 308 may be thermally sensitive so that performance of the component 308 is improved by reducing a temperature of the component 308 during operation of the integrated circuit 300 .
- the component 308 is depicted in FIG.
- the component 308 may be laterally isolated by field oxide 314 disposed proximate to the boundary 310 between the substrate 302 and the interconnect region 306 .
- the interconnect region 306 may include contacts 316 , interconnects 318 and vias 320 disposed in a dielectric layer stack 322 .
- the dielectric layer stack 322 includes a plurality of layers of dielectric material.
- a top surface 324 of the interconnect region 306 is a surface of the interconnect region 306 located opposite to the boundary 310 between the substrate 302 and the interconnect region 306 .
- a thermal via 330 is disposed in the interconnect region 306 , thermally coupling a first interconnect 342 of the interconnects 318 and a second interconnect 344 of the interconnects 318 .
- the first interconnect 342 is directly electrically coupled to the heat-generating component 308 .
- the second interconnect 344 may be thermally coupled to a heat removal structure, not shown, such as a heat sink.
- the second interconnect 344 may be in a different interconnect level from the first interconnect 342 , as depicted in FIG. 3 .
- the first interconnect 342 and the second interconnect 344 may be in a same interconnect level.
- the thermal via 330 includes a cohered nanoparticle film in which adjacent nanoparticles cohere to each other, for example as described in reference to FIG. 1 A and FIG. 1 B .
- the thermal via 330 may also include graphitic material, as described in reference to FIG. 2 A and FIG. 2 B .
- the thermal via 330 may include nanoparticles of electrically non-conductive material, configured so that the first interconnect 342 is electrically isolated from the second interconnect 344 .
- the thermal via 330 may include electrically conducting nanoparticles or graphitic material
- one or more layers of dielectric material may isolate the thermal via 330 so that the first interconnect 342 is electrically isolated from the second interconnect 344 .
- the thermal via 330 may provide a structure for removing heat from the heat-generating component 308 without degrading electrical performance of the heat-generating component 308 .
- FIG. 4 is a cross section of another example integrated circuit containing a thermal via according to an embodiment of the invention.
- the integrated circuit 400 includes a substrate 402 comprising a semiconductor material 404 , and an interconnect region 406 disposed above the substrate 402 .
- a heat-generating component 408 is disposed in the substrate 402 , proximate to a boundary 410 between the substrate 402 and the interconnect region 406 .
- the component 408 may be thermally sensitive so that performance of the component 408 is improved by reducing a temperature of the component 408 during operation of the integrated circuit 400 .
- the component 408 is depicted in FIG.
- the component 408 may be laterally isolated by field oxide 414 disposed proximate to the boundary 410 between the substrate 402 and the interconnect region 406 .
- the interconnect region 406 may include a plurality of contacts 416 , a plurality of interconnects 418 and a plurality of vias 420 disposed in a dielectric layer stack 422 .
- the dielectric layer stack 422 includes a plurality of layers of dielectric material.
- a top surface 424 of the interconnect region 406 is located opposite from the boundary 410 between the substrate 402 and the interconnect region 406 .
- a plurality of thermal vias 430 are disposed in the interconnect region 406 in a vertical configuration, alternating with non-circuit interconnects 442 of the plurality of interconnects 418 .
- the non-circuit interconnects 442 are not included in electrical circuits of the integrated circuit 400 , that is, the non-circuit interconnects 442 are not directly electrically coupled to active components of the integrated circuit 400 and do not conduct electrical current during operation of the integrated circuit 400 .
- the thermal vias 430 include a cohered nanoparticle film which includes primarily nanoparticles, in which adjacent nanoparticles cohere to each other.
- the thermal vias 430 may also include graphitic material.
- the thermal vias 430 may have structures as described in any of the examples disclosed herein.
- the stack of alternating thermal vias 430 and non-circuit interconnects 442 may extend from the boundary 410 between the substrate 402 and the interconnect region 406 to the top surface 424 of the interconnect region 406 , as indicated in FIG. 4 .
- the thermal vias 430 may provide a structure for removing heat from the heat-generating component 408 to a heat removal structure, such as a heat sink, not shown, disposed over the top surface 424 of the interconnect region 406 .
- FIG. 5 A through FIG. 5 G depict an example method of forming an integrated circuit with thermal vias according to an embodiment of the invention.
- the integrated circuit 500 is formed on a substrate 502 which includes a semiconductor material 504 .
- a component 508 is formed in the semiconductor material 504 .
- the component 508 may be a MOS transistor as depicted in FIG. 5 A , or may be another type of component, such as a bipolar junction transistor, a JFET, a resistor, an SCR, or a diode.
- Field oxide 514 may be formed proximate to a top surface 510 of the substrate 502 to laterally isolate the component 508 .
- the field oxide 514 may be formed by an STI process or alternatively by a LOCOS process.
- a PMD layer 536 is formed over the top surface 510 of the substrate 502 .
- the PMD layer 536 is part of a dielectric layer stack of an interconnect region of the integrated circuit 500 .
- FIG. 5 A shows the integrated circuit 500 at a point in which the interconnect region is partway through completion.
- the PMD layer 536 may be formed directly over the substrate 502 .
- Contacts 516 may be subsequently formed through the PMD layer 536 to make electrical connections to the component 508 .
- Forming the thermal vias of the instant example begins with forming trenches 546 through the PMD layer 536 in areas for the thermal vias.
- the trenches 546 may be located over the field oxide 514 as depicted in FIG. 5 A .
- the trenches 546 may be formed, for example, by forming a mask over the PMD layer 536 , wherein the mask exposes area for the thermal vias. Subsequently, an etch process such as a reactive ion etch (ME) process, is performed which removes material from the PMD layer 536 in the areas exposed by the mask, to form the trenches 546 .
- ME reactive ion etch
- Other methods of forming the trenches, such as laser ablation, are within the scope of the instant example.
- the trenches 546 may extend all the way through the PMD layer 536 as depicted in FIG. 5 A , or may extend partway through.
- a first nanoparticle ink film 548 is formed by dispensing a first nanoparticle ink 550 by a first additive process 552 into the trenches 546 .
- an additive process may be understood to dispose the nanoparticles in a desired area and not dispose the nanoparticles outside of the desired area, so that it is not necessary to remove a portion of the dispensed nanoparticles to produce a final desired shape of the nanoparticles. Additive processes may enable forming films in desired areas without photolithographic processes and subsequent etch processes, thus advantageously reducing fabrication cost and complexity.
- the first nanoparticle ink 550 includes the nanoparticles and a carrier fluid.
- the first nanoparticle ink 550 may be, for example, an ink, a slurry, or a sol gel.
- the nanoparticles may include materials described for the nanoparticles 133 in reference to FIG. 1 A and FIG. 1 B .
- the first nanoparticle ink 550 is dispensed into the trenches 546 , and is not dispensed over the entire instant top surface of the integrated circuit 500 .
- the first additive process 552 may use a discrete droplet dispensing apparatus 553 , as indicated in FIG. 5 B , such as an ink jet apparatus.
- the integrated circuit 500 and the discrete droplet dispensing apparatus 553 may be configured to move laterally with respect to each other to provide a desired dispensing pattern for the first nanoparticle ink film 548 .
- the discrete droplet dispensing apparatus 553 may have a plurality of dispensing ports which may be independently activated in parallel to provide a desired throughput for the first additive process 552 .
- Other manifestations of the first additive process 552 such as a continuous extrusion process, a direct laser transfer process, an electrostatic deposition process, or an electrochemical deposition process are within the scope of the instant example.
- the first nanoparticle ink film 548 fills the trenches 546 partway, but not completely.
- the first nanoparticle ink film 548 of FIG. 5 B is heated by a first bake process 554 to remove at least a portion of a volatile material from the first nanoparticle ink film 548 to form a first nanoparticle film 556 which includes primarily nanoparticles.
- the first bake process 554 may be a radiant heat process, using, for example, an incandescent light source 555 , as indicated schematically in FIG. 5 C , or infrared light emitting diodes (IR LEDs).
- the first bake process 554 may be a hot plate process which heats the first nanoparticle ink film 548 through the substrate 502 .
- the first bake process 554 may be performed in a partial vacuum, or in an ambient with a continuous flow of gas at low pressure, to enhance removal of the volatile material.
- the first nanoparticle film 556 of FIG. 5 C is heated by a first cohesion inducing process 560 so that adjacent nanoparticles cohere to each other, to form a first cohered nanoparticle film 558 .
- the temperature required for the nanoparticles to cohere to each other is a function of the size of the nanoparticles. Smaller nanoparticles may be heated at lower temperatures than larger nanoparticles to attain a desired cohesion of the nanoparticles.
- the nanoparticles may be selected to enable cohesion at a temperature compatible with the integrated circuit components and structures. Cohesion may occur by a process that includes a physical mechanism involving diffusion of atoms between the adjacent nanoparticles.
- Cohesion may also occur by a process that includes a chemical mechanism involving reaction of atoms between the adjacent nanoparticles.
- the first cohesion inducing process 560 may include a spike heating process using an incandescent light source 561 as depicted schematically in FIG. 5 D .
- the spike heating process 560 may apply radiant energy for 100 milliseconds to 5 seconds.
- the first cohesion inducing process 560 may include a flash heating process, which applies radiant energy for 1 microsecond to 10 microseconds.
- the first cohesion inducing process 560 may include a scanned laser heating process, which applies radiant energy selectively to the first nanoparticle film 556 .
- the first bake process 554 described in reference to FIG. 5 C may be combined with the first cohesion inducing process 560 , wherein thermal power applied to the first nanoparticle film 556 is ramped to first remove the volatile material, followed by inducing cohesion of the nanoparticles. Other methods of inducing cohesion between the nanoparticles are within the scope of the instant example.
- a second nanoparticle ink film 562 is formed by dispensing a second nanoparticle ink 564 by a second additive process 566 into the trenches 546 on the first cohered nanoparticle film 558 .
- the second additive process 566 may use a similar apparatus as the first additive process 552 of FIG. 5 B , such as an ink jet apparatus 567 as indicated in FIG. 5 E .
- the second nanoparticle ink 564 may have a same composition as the first nanoparticle ink 550 of FIG. 5 B .
- the second nanoparticle ink film 562 extends to tops of the trenches 546 .
- the second additive process 566 dispenses the second nanoparticle ink 564 into the trenches 546 , and not over a top surface of the PMD layer 536 .
- the second nanoparticle ink film 562 of FIG. 5 E is heated by a second bake process 570 to remove at least a portion of a volatile material from the second nanoparticle ink film 562 to form a second nanoparticle film 568 which includes primarily nanoparticles.
- the second bake process 570 may be a hot plate process using a hot plate 571 , as indicated schematically in FIG. 5 F .
- the second bake process may be radiant heat process.
- the second bake process 570 may be performed in a partial vacuum, or in an ambient with a continuous flow of gas at low pressure, to enhance removal of the volatile material.
- the second nanoparticle film 568 of FIG. 5 F is heated by a second cohesion inducing process 574 so that adjacent nanoparticles in the second nanoparticle film 568 cohere to each other, to form a second cohered nanoparticle film 572 in the trenches 546 over the first cohered nanoparticle film 558 .
- the second cohesion inducing process 574 may include, for example, a spike heating process using an incandescent light source 575 as depicted in FIG. 5 G . Further cohesion of the nanoparticles in the first cohered nanoparticle film 558 may be induced by the second cohesion inducing process 574 .
- the first cohered nanoparticle film 558 and the second cohered nanoparticle film 572 may provide the thermal vias 530 .
- the thermal vias 530 may be spatially configured, for example, according to any of the examples disclosed herein. Additional thermal vias may be formed in subsequent dielectric layers of the dielectric layer stack of the interconnect region of the integrated circuit 500 .
- FIG. 6 A through FIG. 6 E depict another example method of forming an integrated circuit with a thermal via according to an embodiment of the invention.
- the integrated circuit 600 is formed on a substrate 602 which includes a semiconductor material 604 .
- a component 608 depicted in FIG. 6 A as a MOS transistor, is formed in the semiconductor material 604 .
- Field oxide 614 may be formed proximate to a top surface 610 of the substrate 602 to laterally isolate the component 608 .
- An interconnect region 606 is formed over the top surface 610 of the substrate 602 .
- the interconnect region 606 includes a dielectric layer stack 622 comprising a plurality of layers of dielectric material.
- a PMD layer 636 of the dielectric layer stack 622 is formed directly over the top surface 610 of the substrate 602 and over the component 608 .
- Contacts 616 are formed through the PMD layer 636 , making electrical connections to the component 608 .
- An IMD layer 676 is formed over the PMD layer 636 , and interconnects 618 are disposed in the IMD layer 676 . The interconnects 618 make electrical connections to the contacts 616 .
- An ILD layer 678 is formed over the IMD layer 676 . Vias will be subsequently formed through the ILD layer 678 to make electrical connections to the interconnects 618 .
- Formation of the thermal via begins with forming a trench 646 in the ILD layer 678 .
- the trench 646 may extend to a boundary between the IMD layer 676 and the ILD layer 678 as depicted in FIG. 6 A , may extend into the IMD layer 676 , or may stop short of the IMD layer 676 , leaving a portion of the ILD layer 678 under the trench 646 .
- the trench 646 may be formed by a mask and etch process, as described in reference to FIG. 5 A , or by another method.
- a nanoparticle ink film 648 is formed by dispensing a nanoparticle ink 650 by an additive process 652 into the trench 646 .
- the additive process 652 may use a continuous extrusion apparatus 653 , as indicated in FIG. 6 B .
- Other manifestations of the additive process 652 are within the scope of the instant example.
- the nanoparticle ink film 648 is formed at a bottom of the trench 646 .
- the nanoparticle ink 650 includes the nanoparticles and a carrier fluid.
- the nanoparticles of the instant example include metals suitable for catalyzing formation of graphite, such as copper, nickel, palladium, platinum, iridium, rhodium, cerium, osmium, molybdenum and/or gold.
- the nanoparticle ink 650 is dispensed into the trench 646 , and is not dispensed over a top surface of the ILD layer 678 .
- the dispensing apparatus 653 for the additive process 652 may be configured so that the integrated circuit 600 and the dispensing apparatus 653 may be moved laterally with respect to each other to provide a desired dispensing pattern for the nanoparticle ink film 648 .
- the nanoparticle ink film 648 of FIG. 6 B is heated by a bake process 654 to remove at least a portion of a volatile material from the nanoparticle ink film 648 to form a nanoparticle film 656 which includes primarily nanoparticles.
- the bake process 654 may be a radiant heat process using IR LEDs 655 , as indicated schematically in FIG. 6 C .
- the bake process 654 may be performed in a partial vacuum, or in an ambient with a continuous flow of gas at low pressure.
- the nanoparticle film 656 of FIG. 6 C is heated by a cohesion inducing process 660 so that adjacent nanoparticles cohere to each other, to form a cohered nanoparticle film 658 in the trench 646 .
- the cohesion inducing process 660 may include a scanning laser heating process, using a scanning laser apparatus 661 as depicted in FIG. 6 D .
- the scanning laser apparatus 661 may be configured to heat the nanoparticle film 656 without significantly heating areas of the integrated circuit 600 outside of the trench 646 .
- Other methods for inducing cohesion between adjacent nanoparticles in the cohered nanoparticle film 658 are within the scope of the instant example.
- the cohered nanoparticle film 658 fills a lower portion of the trench, leaving space in the trench 646 for subsequently formed graphitic material.
- a layer of graphitic material 640 is selectively formed in the trench 646 on the cohered nanoparticle film 658 by a graphitic material PECVD process.
- the substrate 602 is heated, for example by a hot plate 663 , to a temperature of 200° C. to 400° C.
- a carbon-containing reagent gas, denoted in FIG. 6 E as “CARBON REAGENT GAS” is flowed over the integrated circuit 600 and radio frequency (RF) power, denoted in FIG. 6 E as “RF POWER” is applied to the carbon-containing reagent gas to generate carbon radicals above the integrated circuit 600 .
- RF radio frequency
- the carbon-containing reagent gas may include methane, straight chain alkanes such as ethane, propane and/or butane, alcohols such as ethanol, and/or cyclic hydrocarbons such as cyclobutane or benzene. Additional gases, such as hydrogen, argon and/or oxygen, may be flowed over the integrated circuit 600 .
- the metal in the nanoparticles in the cohered nanoparticle film 658 catalyze the carbon radicals to react to form the graphitic material 640 , so that a first layer of the layer of graphitic material 640 is formed selectively on the cohered nanoparticle film 658 .
- Subsequent layers of the graphitic material 640 are formed selectively on the previously formed layers of graphitic material 640 , so that the layer of graphitic material 640 is formed selectively on the cohered nanoparticle film 658 , and the graphitic material 640 is not formed on the integrated circuit 600 outside of the cohered nanoparticle film 658 .
- the cohered nanoparticle film 658 and the layer of graphitic material 640 provide the thermal via 630 .
- Formation of the integrated circuit 600 continues with formation of additional IMD layers and ILD layers, and interconnects and vias. Additional thermal vias may be formed in the additional ILD layers, for example as described in reference to FIG. 6 A through FIG. 6 E .
- FIG. 7 A through FIG. 7 D depict a further example method of forming an integrated circuit with thermal vias according to an embodiment of the invention.
- the integrated circuit 700 is formed on a substrate 702 which includes a semiconductor material 704 .
- a component 708 depicted in FIG. 7 A as a MOS transistor, is formed in the semiconductor material 704 .
- Field oxide 714 may be formed proximate to a top surface 710 of the substrate 702 to laterally isolate the component 708 .
- Formation of the thermal vias begins in the instant example with dispensing a nanoparticle ink 750 onto an instant top surface of the integrated circuit 700 , for example onto a top surface of the field oxide 714 as depicted in FIG.
- the nanoparticle ink 750 may include nanoparticles and a carrier fluid.
- the nanoparticles may have inorganic functional molecules on surfaces of the nanoparticles to promote cohesion to adjacent nanoparticles and to the instant top surface of the integrated circuit 700 .
- the nanoparticle ink 750 may be dispensed by an electrostatic deposition process 752 using an electrostatic nozzle 753 as depicted schematically in FIG. 7 A . Other methods for dispensing the nanoparticle ink 750 are within the scope of the instant example.
- the nanoparticle ink films 756 are substantially free of organic binder material such as adhesive or polymer.
- a thickness of the nanoparticle ink films 756 may be at least as much as a desired thickness for a subsequently formed dielectric layer which will laterally surround the thermal vias.
- the nanoparticle ink films 756 of FIG. 7 A are heated in two stages by a combination heating process 760 .
- the first heating stage of the combination heating process 760 heats the nanoparticle ink films 756 to remove a volatile material, to form nanoparticle films which include primarily nanoparticles.
- the second stage of the combination heating process 760 heats the nanoparticle films to induce cohesion between the nanoparticles, to form cohered nanoparticle films 758 .
- the combination heating process 760 may use an incandescent light source 761 as depicted schematically in FIG. 7 B .
- the cohered nanoparticle films 758 may provide the thermal vias 730 . Alternatively, additional nanoparticle ink films may be formed on the cohered nanoparticle films 758 and subsequently heated to provide the thermal vias 730 .
- a dielectric layer 780 is formed over the instant top surface of the integrated circuit 700 , including over the thermal vias 730 , so that the dielectric layer 780 contacts sides of the thermal vias 730 .
- the dielectric layer 780 may be thicker than the thermal vias 730 , as indicated in FIG. 7 C .
- the dielectric layer 780 may include one or more sub-layers, formed by sequential steps.
- One or more of the sub-layers may include silicon dioxide-base material such as silicon dioxide, phosphorus silicate glass (PSG), or boron phosphorus silicate glass (BPSG).
- Other sub-layers may include etch stop material and/or cap material such as silicon nitride and/or boron nitride.
- Silicon dioxide-base material in the sub-layers may be formed, for example, by a PECVD process using tetraethyl orthosilicate (TEOS), by a spin coat, bake, and anneal process using methyl silsesquioxane (MSQ), or by a high aspect ratio process (HARP) using TEOS and ozone.
- Silicon nitride in the sub-layers may be formed, for example, by a PECVD process using bis(tertiary-butyl-amino) silane (BTBAS), or by a low pressure chemical vapor deposition (LPCVD) process using dichlorosilane and ammonia.
- the dielectric layer 780 is planarized.
- the dielectric layer 780 may be planarized so as to expose the thermal vias 730 , as depicted in FIG. 7 D .
- some dielectric material may be left over the thermal vias 730 after the dielectric layer 780 is planarized.
- the dielectric layer 780 may be planarized by a chemical mechanical polish (CMP) process, as indicated in FIG. 7 D by a CMP pad 782 .
- CMP chemical mechanical polish
- the dielectric layer 780 may be planarized by a resin etchback process, in which a layer of an organic resin is formed over the dielectric layer 780 by a spin coat process so as to have a substantially planar top surface.
- a plasma etch process with substantially equal etch rates of the resin and the dielectric layer 780 is performed, removing the resin and leaving the dielectric layer 780 planarized.
- the dielectric layer 780 may provide a PMD layer for the integrated circuit.
- the method disclosed in the instant example enables forming the thermal vias 730 without a photolithographic step, which may advantageously reduce a fabrication cost of the integrated circuit 700 . Formation of the integrated circuit 700 continues with formation of IMD layers and ILD layers, and interconnects and vias. Additional thermal vias may be formed in the ILD layers.
- FIG. 8 is a cross section of an example integrated circuit which includes a combined thermal routing structure according to an embodiment of the invention.
- the integrated circuit 800 includes a substrate 802 including a semiconductor material 804 .
- the integrated circuit 800 further includes an interconnect region 806 disposed above the substrate 802 .
- Heat-generating components 808 are disposed in the substrate 802 and the interconnect region 806 , proximate to a boundary 810 between the substrate 802 and the interconnect region 806 .
- the heat-generating components 808 may be, for example, MOS transistors, bipolar junction transistors, JFETs, resistors, and/or SCRs.
- the heat-generating components 808 may be laterally separated by field oxide 814 proximate to the boundary 810 between the substrate 802 and the interconnect region 806 .
- the interconnect region 806 may include contacts 816 , interconnects 818 and vias 820 disposed in a dielectric layer stack 822 . Some of the interconnects 818 are disposed in a top interconnect level 884 which is located proximate to a top surface 824 of the interconnect region 806 . The top surface 824 of the interconnect region 806 is located opposite from the boundary 810 between the substrate 802 and the interconnect region 806 .
- Bond pad structures 826 are disposed over the top surface 824 of the interconnect region 806 , and are electrically coupled to the interconnects 818 in the top interconnect level 884 .
- a protective overcoat 828 is disposed over the top surface 824 of the interconnect region 806 .
- the integrated circuit 800 may be assembled using wire bonds 886 on some of the bond pad structures 826 .
- the integrated circuit 800 is packaged by encapsulation in an encapsulation material 888 .
- the encapsulation material 888 which may be an epoxy for example, is disposed over the protective overcoat 828 and the bond pad structures 826 .
- the integrated circuit 800 of the instant example includes the combined thermal routing structure 890 , which extends from inside the substrate 802 through the interconnect region 806 , and through the organic polymer encapsulation material 888 .
- the combined thermal routing structure 890 may conduct heat generated by the components 808 to a heat removal apparatus, such as a heat sink, located outside of a package containing the integrated circuit 800 , which may advantageously reduce an operating temperature of the components 808 .
- the combined thermal routing structure 890 includes a plurality of thermal vias 830 disposed in the interconnect region 806 according to any of the examples disclosed herein.
- the combined thermal routing structure 890 may include a thermal routing trench 892 disposed in the substrate 802 .
- the thermal routing trench 892 may surround a portion of the components 808 and may be connected to each other at locations out of the plane of FIG. 8 .
- the thermal routing trench 892 may have a structure and may be formed, for example, as described in the commonly assigned U.S. patent application Ser. No. 15/361,397.
- the combined thermal routing structure 890 may include an interconnect region thermal routing structure 894 disposed in the interconnect region 806 .
- the interconnect region thermal routing structure 894 may surround a portion of the components 808 and may be connected to each other at locations out of the plane of FIG. 8 .
- the interconnect region thermal routing structure 894 may have a structure and may be formed, for example, as described in the commonly assigned U.S. patent application Ser. No. 15/361,394.
- the combined thermal routing structure 890 may include a top level thermal conductivity structure 896 disposed above the top interconnect level 884 .
- the high thermal conductivity structure 896 may have a structure and may be formed, for example, as described in the commonly U.S. patent application Ser. No. 15/361,390.
- the combined thermal routing structure 890 may include high thermal conductivity through-package conduits 898 disposed through the encapsulation material 888 to the integrated circuit 800 .
- the high thermal conductivity through-package conduits 898 may have structures and may be formed, for example, as described in U.S. patent application Ser. No. 15/361,403.
- the integrated circuit 800 may further include graphitic vias 900 which are electrically coupled to the components 808 .
- the graphitic vias 900 may conduct heat generated by the components 808 away from the substrate, possibly to the combined thermal routing structure 890 , which may advantageously reduce an operating temperature of the components 808 .
- the graphitic vias 900 may have structures and may be formed, for example, as described in the commonly assigned U.S. patent application Ser. No. 15/361,401.
Abstract
An integrated circuit has a substrate and an interconnect region disposed on the substrate. The interconnect region includes a plurality of interconnect levels. Each interconnect level includes interconnects in dielectric material. The integrated circuit includes a thermal via in the interconnect region. The thermal via extends vertically in at least one of the interconnect levels in the interconnect region. The thermal via includes a cohered nanoparticle film in which adjacent nanoparticles are cohered to each other. The thermal via has a thermal conductivity higher than dielectric material touching the thermal via. The cohered nanoparticle film is formed by a method which includes an additive process.
Description
- This application is a division of U.S. patent application Ser. No. 15/361,399, which is hereby incorporated by reference herein in its entirety.
- This disclosure relates to the field of integrated circuits. More particularly, this disclosure relates to thermal management in integrated circuits.
- Integrated circuits frequently generate undesired heat in some active components. It is sometimes desired to remove the heat through a heat sink or other passive structure. It is sometimes desired to divert the heat from thermally sensitive components in the integrated circuit. Managing excess heat in integrated circuits has become increasingly problematic.
- The following presents a simplified summary in order to provide a basic understanding of one or more aspects of the disclosure. This summary is not an extensive overview of the disclosure, and is neither intended to identify key or critical elements of the disclosure, nor to delineate the scope thereof. Rather, the primary purpose of the summary is to present some concepts of the disclosure in a simplified form as a prelude to a more detailed description that is presented later.
- An integrated circuit has a substrate and an interconnect region disposed on the substrate. The interconnect region includes a plurality of interconnect levels. Each interconnect level includes interconnects in dielectric material. The integrated circuit includes a thermal via in the interconnect region. The thermal via extends vertically in at least one of the interconnect levels in the interconnect region. The thermal via includes a cohered nanoparticle film in which adjacent nanoparticles are cohered to each other. The thermal via has a thermal conductivity higher than dielectric material touching the thermal via. The cohered nanoparticle film is formed by a method which includes an additive process.
-
FIG. 1A andFIG. 1B are cross sections of an example integrated circuit containing a thermal via according to an embodiment of the invention. -
FIG. 2A andFIG. 2B are cross sections of another example integrated circuit containing a thermal via according to an embodiment of the invention. -
FIG. 3 is a cross section of another example integrated circuit containing a thermal via according to an embodiment of the invention. -
FIG. 4 is a cross section of another example integrated circuit containing a thermal via according to an embodiment of the invention. -
FIG. 5A throughFIG. 5G depict an example method of forming an integrated circuit with thermal vias according to an embodiment of the invention. -
FIG. 6A throughFIG. 6E depict another example method of forming an integrated circuit with a thermal via according to an embodiment of the invention. -
FIG. 7A throughFIG. 7D depict a further example method of forming an integrated circuit with thermal vias according to an embodiment of the invention. -
FIG. 8 is a cross section of an example integrated circuit which includes a combined thermal routing structure according to an embodiment of the invention. - The present disclosure is described with reference to the attached figures. The figures are not drawn to scale and they are provided merely to illustrate the disclosure. Several aspects of the disclosure are described below with reference to example applications for illustration. It should be understood that numerous specific details, relationships, and methods are set forth to provide an understanding of the disclosure. One skilled in the relevant art, however, will readily recognize that the disclosure can be practiced without one or more of the specific details or with other methods. In other instances, well-known structures or operations are not shown in detail to avoid obscuring the disclosure. The present disclosure is not limited by the illustrated ordering of acts or events, as some acts may occur in different orders and/or concurrently with other acts or events. Furthermore, not all illustrated acts or events are required to implement a methodology in accordance with the present disclosure.
- The following patent applications are related and hereby incorporated by reference U.S. patent application Ser. Nos. 15/361,390; 15/361,394; 15/361,397; 15/361,401; and Ser. No. 15/361,403, all filed simultaneously with parent U.S. application Ser. No. 15/361,399 With their mention in this section, these patent applications are not admitted to be prior art with respect to the present invention.
- Terms such as “top,” “bottom,” “front,” “back,” “over,” “above,” “under,” “below,” and such, may be used in this disclosure. These terms should not be construed as limiting the position or orientation of a structure or element, but should be used to provide spatial relationship between structures or elements.
- For the purposes of this disclosure, the term “instant top surface” of an integrated circuit is understood to refer to the top surface of the integrated circuit which exists at the particular step being disclosed. The instant top surface may change from step to step in the formation of the integrated circuit.
- For the purposes of this disclosure, the term “lateral” is understood to refer to a direction parallel to a plane of an instant top surface of the integrated circuit, and the term “vertical” is understood to refer to a direction perpendicular to the plane of the instant top surface of the integrated circuit.
-
FIG. 1A andFIG. 1B are cross sections of an example integrated circuit containing a thermal via according to an embodiment of the invention. Referring toFIG. 1A , theintegrated circuit 100 includes asubstrate 102 comprising asemiconductor material 104 such as silicon, silicon germanium or silicon carbide. Alternatively, thesemiconductor material 104 may be a type III-V semiconductor such as gallium nitride or gallium arsenide. Other semiconductor materials are within the scope of the instant example. Theintegrated circuit 100 further includes aninterconnect region 106 disposed above thesubstrate 102. Heat-generatingcomponents 108 of theintegrated circuit 100, depicted inFIG. 1A as metal oxide semiconductor (MOS) transistors, are disposed in thesubstrate 102, possibly extending into theinterconnect region 106, proximate to aboundary 110 between thesubstrate 102 and theinterconnect region 106. Other manifestations of the heat-generatingcomponents 108, such as bipolar junction transistors, junction field effect transistors (JFETs), resistors, and silicon controlled rectifiers (SCRs) are within the scope of the instant example. In the instant example, theintegrated circuit 100 may also include thermallysensitive components 112, depicted inFIG. 1A as MOS transistors. Other manifestations of the thermallysensitive components 112 are within the scope of the instant example. Thecomponents field oxide 114 proximate to theboundary 110 between thesubstrate 102 and theinterconnect region 106. Thefield oxide 114 may have, for example, a shallow trench isolation (STI) structure as depicted inFIG. 1A , or may have a localized oxidation of silicon (LOCOS) structure. - The
interconnect region 106 may includecontacts 116,interconnects 118 and vias 120 disposed in adielectric layer stack 122. Thecontacts 116 make electrical connections to the heat-generatingcomponents 108 and the thermallysensitive components 112. Theinterconnects 118 are disposed in a plurality of interconnect levels. Theinterconnects 118 in a first interconnect level make electrical connections to thecontacts 116. Thevias 120 are disposed between successive interconnect levels and make electrical connections to the interconnects. Atop surface 124 of theinterconnect region 106 is located at a surface of theinterconnect region 106 opposite to theboundary 110 between thesubstrate 102 and theinterconnect region 106. Theinterconnects 118 may include aluminum interconnects, damascene copper interconnects, and/or plated copper interconnects. An aluminum interconnect may include an aluminum layer with a few percent silicon, titanium, and/or copper, possibly on an adhesion layer comprising titanium, and possibly with an anti-reflection layer of titanium nitride on the aluminum layer. A damascene copper interconnect may include copper on a barrier layer of tantalum and/or tantalum nitride, disposed in a trench in thedielectric layer stack 122. A plated copper interconnect may include an adhesion layer at a bottom of the interconnect, and may have a barrier layer disposed on the sides of the interconnect. Thedielectric layer stack 122 may include a pre-metal dielectric (PMD) layer directly over thesubstrate 102; thecontacts 116 extend through the PMD layer. Thedielectric layer stack 122 may also include a plurality of intra-metal dielectric (IMD) layers; each IMD layer laterally surrounds instances of theinterconnects 118 in that specific interconnect level. Thedielectric layer stack 122 may further include a plurality of inter-level dielectric (ILD) layers; each ILD layer vertically separates instances of theinterconnects 118 in two sequential interconnect levels and laterally surrounds instances of thevias 120 which connect theinterconnects 118 in the two sequential interconnect levels.Bond pad structures 126 may be disposed over thetop surface 124 of theinterconnect region 106, and may be electrically coupled to theinterconnects 118. Aprotective overcoat 128 may be disposed over thetop surface 124 of theinterconnect region 106. Theprotective overcoat 128 may include one or more layers of dielectric material, such as silicon dioxide, silicon nitride, silicon oxide nitride, and/or polyimide. -
Thermal vias 130 are disposed in theinterconnect region 106, extending over a portion, but not all, of theintegrated circuit 100 in theinterconnect region 106. Each thermal via 130 extends vertically in at least one of the interconnect levels. Thethermal vias 130 may be stacked vertically to form continuous vertical structures, as depicted inFIG. 1A . Other configurations of thethermal vias 130 are within the scope of the instant example. Thethermal vias 130 have a higher thermal conductivity than dielectric material of thedielectric layer stack 122 which touches thethermal vias 130. Thermal conductivity may be understood as a property of a material, and may be expressed in units of watts/meter ° C. Thethermal vias 130 include a coherednanoparticle film 132 that includes primarilynanoparticles 133, shown in more detail inFIG. 1B . In a version of the instant example depicted inFIG. 1B , the coherednanoparticle film 132 substantially fills thethermal vias 130.Adjacent nanoparticles 133 cohere to each other. There may be inorganic functional molecules, for example silane-based molecules comprising silicon and oxygen, on surfaces of thenanoparticles 133. The coherednanoparticle film 132 is substantially free of organic binder material such as adhesive or polymer. Thethermal vias 130 may extend from an area proximate to the heat-generatingcomponents 108 to thetop surface 124 of theinterconnect region 106, as shown inFIG. 1A . Thethermal vias 130 may be configured so as to extend away from the thermallysensitive components 112, as shown inFIG. 1A , advantageously diverting heat from the heat-generatingcomponents 108 away from the thermallysensitive components 112 during operation of theintegrated circuit 100. - In a version of the instant example as depicted in
FIG. 1A andFIG. 1B ,thermal vias 130 may be electrically non-conductive, and thenanoparticles 133 may include, for example, aluminum oxide, diamond, hexagonal boron nitride, cubic boron nitride, and/or aluminum nitride. In such a version, thethermal vias 130 may optionally touch thecontacts 116, theinterconnects 118, and/or thevias 120 without risking undesired electrical shunts, enabling more efficient collection of heat from the heat-generatingcomponents 108. - In another version of the instant example, the
thermal vias 130 may be electrically conductive. In such a version, thenanoparticles 133 may include, for example, metal, graphene, graphene embedded in metal, graphite, graphitic carbon, and/or carbon nanotubes. Electrically conductive versions of thethermal vias 130 may be separated from thecontacts 116, theinterconnects 118, and thevias 120 by dielectric material of thedielectric layer stack 122. - In a further version of the instant example, the
nanoparticles 133 may include metal, and thethermal vias 130 may include a layer of graphitic material on the coherednanoparticle film 132. In such a version, thenanoparticles 133 may include, for example, copper, nickel, palladium, platinum, iridium, rhodium, cerium, osmium, molybdenum and/or gold. The graphitic material may include graphite, graphitic carbon, graphene, and/or carbon nanotubes or the like. In such a version, thethermal vias 130 are electrically conductive, and hence may be electrically isolated from thecontacts 116, theinterconnects 118, and thevias 120 by dielectric material of thedielectric layer stack 122. -
FIG. 2A andFIG. 2B are cross sections of another example integrated circuit containing a thermal via according to an embodiment of the invention. Referring toFIG. 2A , theintegrated circuit 200 includes asubstrate 202 comprising asemiconductor material 204. Theintegrated circuit 200 further includes aninterconnect region 206 disposed above thesubstrate 202. In the instant example, afirst component 208 and asecond component 234 are disposed in thesubstrate 202, possibly extending into theinterconnect region 206, proximate to aboundary 210 between thesubstrate 202 and theinterconnect region 206. In the instant example, thefirst component 208 and thesecond component 234 may be matching components whose performance benefits from having similar thermal environments. Matching components may be understood as components which are designed to have substantially equal performance parameters such as drive current and threshold. Because these performance parameters are affected by temperature, reducing a temperature difference between matching components may advantageously reduce differences in the performance parameters. Thecomponents FIG. 2A as MOS transistors, however other manifestations, such as bipolar junction transistors, JFETs, resistors, and SCRs are within the scope of the instant example. Thecomponents field oxide 214 proximate to theboundary 210 between thesubstrate 202 and theinterconnect region 206. Theinterconnect region 206 may includecontacts 216,interconnects 218 and vias 220 disposed in adielectric layer stack 222. Thedielectric layer stack 222 includes a plurality of layers of dielectric material, such as aPMD layer 236 as shown inFIG. 2B , a plurality of IMD dielectric layers and a plurality of ILD layers. Atop surface 224 of theinterconnect region 206 is located at a surface of the interconnect region (206 opposite to theboundary 210 between thesubstrate 202 and theinterconnect region 206. - A thermal via 230 is disposed in the
interconnect region 206, extending over a portion, but not all, of theintegrated circuit 200 in theinterconnect region 206. In the instant example, the thermal via 230 laterally surrounds thecomponents PMD layer 236. Thecontacts 216 extend through thePMD layer 236. Afirst IMD layer 238 may be disposed over the thermal via 230 and thePMD layer 236, as shown inFIG. 2B . Other configurations of the thermal via 230 are within the scope of the instant example. Thus, the thermal via 230 may provide a more closely matched thermal environment for thefirst component 208 and thesecond component 234 and thereby improve their performance. - In the instant example, the thermal via 230 includes a cohered
nanoparticle film 232 that includes primarilynanoparticles 233, and a layer ofgraphitic material 240 disposed on the coherednanoparticle film 232, shown in detail inFIG. 2B . Thenanoparticles 233 may include, for example, copper, nickel, palladium, platinum, iridium, rhodium, cerium, osmium, molybdenum and/or gold. Alternatively, the thermal via 230 may be substantially filled with nanoparticles, either electrically conducting or electrically non-conducting, for example as described in reference toFIG. 1A andFIG. 1B . -
FIG. 3 is a cross section of another example integrated circuit containing a thermal via according to an embodiment of the invention. Referring toFIG. 3 , theintegrated circuit 300 includes asubstrate 302 comprising asemiconductor material 304. Theintegrated circuit 300 further includes aninterconnect region 306 disposed above thesubstrate 302. In the instant example, a heat-generatingcomponent 308 is disposed in thesubstrate 302, proximate to aboundary 310 between thesubstrate 302 and theinterconnect region 306. In the instant example, thecomponent 308 may be thermally sensitive so that performance of thecomponent 308 is improved by reducing a temperature of thecomponent 308 during operation of theintegrated circuit 300. Thecomponent 308 is depicted inFIG. 3 as a MOS transistor, however, other manifestations are within the scope of the instant example. Thecomponent 308 may be laterally isolated byfield oxide 314 disposed proximate to theboundary 310 between thesubstrate 302 and theinterconnect region 306. Theinterconnect region 306 may includecontacts 316,interconnects 318 and vias 320 disposed in adielectric layer stack 322. Thedielectric layer stack 322 includes a plurality of layers of dielectric material. Atop surface 324 of theinterconnect region 306 is a surface of theinterconnect region 306 located opposite to theboundary 310 between thesubstrate 302 and theinterconnect region 306. - A thermal via 330 is disposed in the
interconnect region 306, thermally coupling afirst interconnect 342 of theinterconnects 318 and asecond interconnect 344 of theinterconnects 318. Thefirst interconnect 342 is directly electrically coupled to the heat-generatingcomponent 308. Thesecond interconnect 344 may be thermally coupled to a heat removal structure, not shown, such as a heat sink. Thesecond interconnect 344 may be in a different interconnect level from thefirst interconnect 342, as depicted inFIG. 3 . Alternatively, thefirst interconnect 342 and thesecond interconnect 344 may be in a same interconnect level. The thermal via 330 includes a cohered nanoparticle film in which adjacent nanoparticles cohere to each other, for example as described in reference toFIG. 1A andFIG. 1B . The thermal via 330 may also include graphitic material, as described in reference toFIG. 2A andFIG. 2B . In one version of the instant example, the thermal via 330 may include nanoparticles of electrically non-conductive material, configured so that thefirst interconnect 342 is electrically isolated from thesecond interconnect 344. In another version of the instant example, in which the thermal via 330 may include electrically conducting nanoparticles or graphitic material, one or more layers of dielectric material may isolate the thermal via 330 so that thefirst interconnect 342 is electrically isolated from thesecond interconnect 344. Thus, the thermal via 330 may provide a structure for removing heat from the heat-generatingcomponent 308 without degrading electrical performance of the heat-generatingcomponent 308. -
FIG. 4 is a cross section of another example integrated circuit containing a thermal via according to an embodiment of the invention. Referring toFIG. 4 , theintegrated circuit 400 includes asubstrate 402 comprising asemiconductor material 404, and aninterconnect region 406 disposed above thesubstrate 402. In the instant example, a heat-generatingcomponent 408 is disposed in thesubstrate 402, proximate to aboundary 410 between thesubstrate 402 and theinterconnect region 406. In the instant example, thecomponent 408 may be thermally sensitive so that performance of thecomponent 408 is improved by reducing a temperature of thecomponent 408 during operation of theintegrated circuit 400. Thecomponent 408 is depicted inFIG. 4 as a well resistor, however other manifestations are within the scope of the instant example. Thecomponent 408 may be laterally isolated byfield oxide 414 disposed proximate to theboundary 410 between thesubstrate 402 and theinterconnect region 406. Theinterconnect region 406 may include a plurality ofcontacts 416, a plurality ofinterconnects 418 and a plurality ofvias 420 disposed in adielectric layer stack 422. Thedielectric layer stack 422 includes a plurality of layers of dielectric material. Atop surface 424 of theinterconnect region 406 is located opposite from theboundary 410 between thesubstrate 402 and theinterconnect region 406. - A plurality of
thermal vias 430 are disposed in theinterconnect region 406 in a vertical configuration, alternating withnon-circuit interconnects 442 of the plurality ofinterconnects 418. In the instant example, thenon-circuit interconnects 442 are not included in electrical circuits of theintegrated circuit 400, that is, thenon-circuit interconnects 442 are not directly electrically coupled to active components of theintegrated circuit 400 and do not conduct electrical current during operation of theintegrated circuit 400. Thethermal vias 430 include a cohered nanoparticle film which includes primarily nanoparticles, in which adjacent nanoparticles cohere to each other. Thethermal vias 430 may also include graphitic material. Thethermal vias 430 may have structures as described in any of the examples disclosed herein. The stack of alternatingthermal vias 430 andnon-circuit interconnects 442 may extend from theboundary 410 between thesubstrate 402 and theinterconnect region 406 to thetop surface 424 of theinterconnect region 406, as indicated inFIG. 4 . Thus, thethermal vias 430 may provide a structure for removing heat from the heat-generatingcomponent 408 to a heat removal structure, such as a heat sink, not shown, disposed over thetop surface 424 of theinterconnect region 406. -
FIG. 5A throughFIG. 5G depict an example method of forming an integrated circuit with thermal vias according to an embodiment of the invention. Referring toFIG. 5A , theintegrated circuit 500 is formed on asubstrate 502 which includes asemiconductor material 504. In the instant example, acomponent 508 is formed in thesemiconductor material 504. Thecomponent 508 may be a MOS transistor as depicted inFIG. 5A , or may be another type of component, such as a bipolar junction transistor, a JFET, a resistor, an SCR, or a diode.Field oxide 514 may be formed proximate to atop surface 510 of thesubstrate 502 to laterally isolate thecomponent 508. Thefield oxide 514 may be formed by an STI process or alternatively by a LOCOS process. - A
PMD layer 536 is formed over thetop surface 510 of thesubstrate 502. ThePMD layer 536 is part of a dielectric layer stack of an interconnect region of theintegrated circuit 500.FIG. 5A shows theintegrated circuit 500 at a point in which the interconnect region is partway through completion. ThePMD layer 536 may be formed directly over thesubstrate 502.Contacts 516 may be subsequently formed through thePMD layer 536 to make electrical connections to thecomponent 508. - Forming the thermal vias of the instant example begins with forming
trenches 546 through thePMD layer 536 in areas for the thermal vias. Thetrenches 546 may be located over thefield oxide 514 as depicted inFIG. 5A . Thetrenches 546 may be formed, for example, by forming a mask over thePMD layer 536, wherein the mask exposes area for the thermal vias. Subsequently, an etch process such as a reactive ion etch (ME) process, is performed which removes material from thePMD layer 536 in the areas exposed by the mask, to form thetrenches 546. The mask may be removed after the etch process is completed. Other methods of forming the trenches, such as laser ablation, are within the scope of the instant example. Thetrenches 546 may extend all the way through thePMD layer 536 as depicted inFIG. 5A , or may extend partway through. - Referring to
FIG. 5B , a firstnanoparticle ink film 548 is formed by dispensing afirst nanoparticle ink 550 by afirst additive process 552 into thetrenches 546. For the purposes of this disclosure, an additive process may be understood to dispose the nanoparticles in a desired area and not dispose the nanoparticles outside of the desired area, so that it is not necessary to remove a portion of the dispensed nanoparticles to produce a final desired shape of the nanoparticles. Additive processes may enable forming films in desired areas without photolithographic processes and subsequent etch processes, thus advantageously reducing fabrication cost and complexity. Thefirst nanoparticle ink 550 includes the nanoparticles and a carrier fluid. Thefirst nanoparticle ink 550 may be, for example, an ink, a slurry, or a sol gel. The nanoparticles may include materials described for thenanoparticles 133 in reference toFIG. 1A andFIG. 1B . There may be inorganic functional molecules, for example molecules including silicon and oxygen, on surfaces of the nanoparticles. Thefirst nanoparticle ink 550 is dispensed into thetrenches 546, and is not dispensed over the entire instant top surface of theintegrated circuit 500. Thefirst additive process 552 may use a discretedroplet dispensing apparatus 553, as indicated inFIG. 5B , such as an ink jet apparatus. Theintegrated circuit 500 and the discretedroplet dispensing apparatus 553 may be configured to move laterally with respect to each other to provide a desired dispensing pattern for the firstnanoparticle ink film 548. The discretedroplet dispensing apparatus 553 may have a plurality of dispensing ports which may be independently activated in parallel to provide a desired throughput for thefirst additive process 552. Other manifestations of thefirst additive process 552, such as a continuous extrusion process, a direct laser transfer process, an electrostatic deposition process, or an electrochemical deposition process are within the scope of the instant example. The firstnanoparticle ink film 548 fills thetrenches 546 partway, but not completely. - Referring to
FIG. 5C , the firstnanoparticle ink film 548 ofFIG. 5B is heated by afirst bake process 554 to remove at least a portion of a volatile material from the firstnanoparticle ink film 548 to form afirst nanoparticle film 556 which includes primarily nanoparticles. Thefirst bake process 554 may be a radiant heat process, using, for example, an incandescentlight source 555, as indicated schematically inFIG. 5C , or infrared light emitting diodes (IR LEDs). Alternatively, thefirst bake process 554 may be a hot plate process which heats the firstnanoparticle ink film 548 through thesubstrate 502. Thefirst bake process 554 may be performed in a partial vacuum, or in an ambient with a continuous flow of gas at low pressure, to enhance removal of the volatile material. - Referring to
FIG. 5D , thefirst nanoparticle film 556 ofFIG. 5C is heated by a firstcohesion inducing process 560 so that adjacent nanoparticles cohere to each other, to form a firstcohered nanoparticle film 558. The temperature required for the nanoparticles to cohere to each other is a function of the size of the nanoparticles. Smaller nanoparticles may be heated at lower temperatures than larger nanoparticles to attain a desired cohesion of the nanoparticles. The nanoparticles may be selected to enable cohesion at a temperature compatible with the integrated circuit components and structures. Cohesion may occur by a process that includes a physical mechanism involving diffusion of atoms between the adjacent nanoparticles. Cohesion may also occur by a process that includes a chemical mechanism involving reaction of atoms between the adjacent nanoparticles. The firstcohesion inducing process 560 may include a spike heating process using an incandescentlight source 561 as depicted schematically inFIG. 5D . Thespike heating process 560 may apply radiant energy for 100 milliseconds to 5 seconds. - In one variation of the instant example, the first
cohesion inducing process 560 may include a flash heating process, which applies radiant energy for 1 microsecond to 10 microseconds. In another variation, the firstcohesion inducing process 560 may include a scanned laser heating process, which applies radiant energy selectively to thefirst nanoparticle film 556. In an alternate version of the instant example, thefirst bake process 554 described in reference toFIG. 5C may be combined with the firstcohesion inducing process 560, wherein thermal power applied to thefirst nanoparticle film 556 is ramped to first remove the volatile material, followed by inducing cohesion of the nanoparticles. Other methods of inducing cohesion between the nanoparticles are within the scope of the instant example. - Referring to
FIG. 5E , a secondnanoparticle ink film 562 is formed by dispensing asecond nanoparticle ink 564 by asecond additive process 566 into thetrenches 546 on the firstcohered nanoparticle film 558. Thesecond additive process 566 may use a similar apparatus as thefirst additive process 552 ofFIG. 5B , such as anink jet apparatus 567 as indicated inFIG. 5E . Similarly, thesecond nanoparticle ink 564 may have a same composition as thefirst nanoparticle ink 550 ofFIG. 5B . The secondnanoparticle ink film 562 extends to tops of thetrenches 546. Thesecond additive process 566 dispenses thesecond nanoparticle ink 564 into thetrenches 546, and not over a top surface of thePMD layer 536. - Referring to
FIG. 5F , the secondnanoparticle ink film 562 ofFIG. 5E is heated by asecond bake process 570 to remove at least a portion of a volatile material from the secondnanoparticle ink film 562 to form asecond nanoparticle film 568 which includes primarily nanoparticles. Thesecond bake process 570 may be a hot plate process using ahot plate 571, as indicated schematically inFIG. 5F . Alternatively, the second bake process may be radiant heat process. Thesecond bake process 570 may be performed in a partial vacuum, or in an ambient with a continuous flow of gas at low pressure, to enhance removal of the volatile material. - Referring to
FIG. 5G , thesecond nanoparticle film 568 ofFIG. 5F is heated by a secondcohesion inducing process 574 so that adjacent nanoparticles in thesecond nanoparticle film 568 cohere to each other, to form a secondcohered nanoparticle film 572 in thetrenches 546 over the firstcohered nanoparticle film 558. The secondcohesion inducing process 574 may include, for example, a spike heating process using an incandescentlight source 575 as depicted inFIG. 5G . Further cohesion of the nanoparticles in the firstcohered nanoparticle film 558 may be induced by the secondcohesion inducing process 574. The first coherednanoparticle film 558 and the secondcohered nanoparticle film 572 may provide thethermal vias 530. Thethermal vias 530 may be spatially configured, for example, according to any of the examples disclosed herein. Additional thermal vias may be formed in subsequent dielectric layers of the dielectric layer stack of the interconnect region of theintegrated circuit 500. -
FIG. 6A throughFIG. 6E depict another example method of forming an integrated circuit with a thermal via according to an embodiment of the invention. Referring toFIG. 6A , theintegrated circuit 600 is formed on asubstrate 602 which includes asemiconductor material 604. Acomponent 608, depicted inFIG. 6A as a MOS transistor, is formed in thesemiconductor material 604.Field oxide 614 may be formed proximate to atop surface 610 of thesubstrate 602 to laterally isolate thecomponent 608. Aninterconnect region 606 is formed over thetop surface 610 of thesubstrate 602. Theinterconnect region 606 includes adielectric layer stack 622 comprising a plurality of layers of dielectric material.FIG. 6A throughFIG. 6E depict theinterconnect region 606 partly completed. APMD layer 636 of thedielectric layer stack 622 is formed directly over thetop surface 610 of thesubstrate 602 and over thecomponent 608.Contacts 616 are formed through thePMD layer 636, making electrical connections to thecomponent 608. AnIMD layer 676 is formed over thePMD layer 636, and interconnects 618 are disposed in theIMD layer 676. Theinterconnects 618 make electrical connections to thecontacts 616. AnILD layer 678 is formed over theIMD layer 676. Vias will be subsequently formed through theILD layer 678 to make electrical connections to theinterconnects 618. - Formation of the thermal via begins with forming a
trench 646 in theILD layer 678. Thetrench 646 may extend to a boundary between theIMD layer 676 and theILD layer 678 as depicted inFIG. 6A , may extend into theIMD layer 676, or may stop short of theIMD layer 676, leaving a portion of theILD layer 678 under thetrench 646. Thetrench 646 may be formed by a mask and etch process, as described in reference toFIG. 5A , or by another method. - Referring to
FIG. 6B , ananoparticle ink film 648 is formed by dispensing ananoparticle ink 650 by anadditive process 652 into thetrench 646. Theadditive process 652 may use acontinuous extrusion apparatus 653, as indicated inFIG. 6B . Other manifestations of theadditive process 652 are within the scope of the instant example. Thenanoparticle ink film 648 is formed at a bottom of thetrench 646. Thenanoparticle ink 650 includes the nanoparticles and a carrier fluid. The nanoparticles of the instant example include metals suitable for catalyzing formation of graphite, such as copper, nickel, palladium, platinum, iridium, rhodium, cerium, osmium, molybdenum and/or gold. Thenanoparticle ink 650 is dispensed into thetrench 646, and is not dispensed over a top surface of theILD layer 678. The dispensingapparatus 653 for theadditive process 652 may be configured so that theintegrated circuit 600 and thedispensing apparatus 653 may be moved laterally with respect to each other to provide a desired dispensing pattern for thenanoparticle ink film 648. - Referring to
FIG. 6C , thenanoparticle ink film 648 ofFIG. 6B is heated by abake process 654 to remove at least a portion of a volatile material from thenanoparticle ink film 648 to form ananoparticle film 656 which includes primarily nanoparticles. Thebake process 654 may be a radiant heat process usingIR LEDs 655, as indicated schematically inFIG. 6C . Thebake process 654 may be performed in a partial vacuum, or in an ambient with a continuous flow of gas at low pressure. - Referring to
FIG. 6D , thenanoparticle film 656 ofFIG. 6C is heated by acohesion inducing process 660 so that adjacent nanoparticles cohere to each other, to form a coherednanoparticle film 658 in thetrench 646. Thecohesion inducing process 660 may include a scanning laser heating process, using ascanning laser apparatus 661 as depicted inFIG. 6D . Thescanning laser apparatus 661 may be configured to heat thenanoparticle film 656 without significantly heating areas of theintegrated circuit 600 outside of thetrench 646. Other methods for inducing cohesion between adjacent nanoparticles in the coherednanoparticle film 658 are within the scope of the instant example. In the instant example, the coherednanoparticle film 658 fills a lower portion of the trench, leaving space in thetrench 646 for subsequently formed graphitic material. - Referring to
FIG. 6E , a layer ofgraphitic material 640 is selectively formed in thetrench 646 on the coherednanoparticle film 658 by a graphitic material PECVD process. In the graphitic material PECVD process, thesubstrate 602 is heated, for example by ahot plate 663, to a temperature of 200° C. to 400° C. A carbon-containing reagent gas, denoted inFIG. 6E as “CARBON REAGENT GAS” is flowed over theintegrated circuit 600 and radio frequency (RF) power, denoted inFIG. 6E as “RF POWER” is applied to the carbon-containing reagent gas to generate carbon radicals above theintegrated circuit 600. The carbon-containing reagent gas may include methane, straight chain alkanes such as ethane, propane and/or butane, alcohols such as ethanol, and/or cyclic hydrocarbons such as cyclobutane or benzene. Additional gases, such as hydrogen, argon and/or oxygen, may be flowed over theintegrated circuit 600. The metal in the nanoparticles in the coherednanoparticle film 658 catalyze the carbon radicals to react to form thegraphitic material 640, so that a first layer of the layer ofgraphitic material 640 is formed selectively on the coherednanoparticle film 658. Subsequent layers of thegraphitic material 640 are formed selectively on the previously formed layers ofgraphitic material 640, so that the layer ofgraphitic material 640 is formed selectively on the coherednanoparticle film 658, and thegraphitic material 640 is not formed on theintegrated circuit 600 outside of the coherednanoparticle film 658. The coherednanoparticle film 658 and the layer ofgraphitic material 640 provide the thermal via 630. Formation of theintegrated circuit 600 continues with formation of additional IMD layers and ILD layers, and interconnects and vias. Additional thermal vias may be formed in the additional ILD layers, for example as described in reference toFIG. 6A throughFIG. 6E . -
FIG. 7A throughFIG. 7D depict a further example method of forming an integrated circuit with thermal vias according to an embodiment of the invention. Referring toFIG. 7A , theintegrated circuit 700 is formed on asubstrate 702 which includes asemiconductor material 704. Acomponent 708, depicted inFIG. 7A as a MOS transistor, is formed in thesemiconductor material 704.Field oxide 714 may be formed proximate to atop surface 710 of thesubstrate 702 to laterally isolate thecomponent 708. Formation of the thermal vias begins in the instant example with dispensing ananoparticle ink 750 onto an instant top surface of theintegrated circuit 700, for example onto a top surface of thefield oxide 714 as depicted inFIG. 7A , to formnanoparticle ink films 756 in areas for the thermal vias. Thenanoparticle ink 750 may include nanoparticles and a carrier fluid. The nanoparticles may have inorganic functional molecules on surfaces of the nanoparticles to promote cohesion to adjacent nanoparticles and to the instant top surface of theintegrated circuit 700. Thenanoparticle ink 750 may be dispensed by anelectrostatic deposition process 752 using anelectrostatic nozzle 753 as depicted schematically inFIG. 7A . Other methods for dispensing thenanoparticle ink 750 are within the scope of the instant example. Thenanoparticle ink films 756 are substantially free of organic binder material such as adhesive or polymer. A thickness of thenanoparticle ink films 756 may be at least as much as a desired thickness for a subsequently formed dielectric layer which will laterally surround the thermal vias. - Referring to
FIG. 7B , thenanoparticle ink films 756 ofFIG. 7A are heated in two stages by acombination heating process 760. The first heating stage of thecombination heating process 760 heats thenanoparticle ink films 756 to remove a volatile material, to form nanoparticle films which include primarily nanoparticles. The second stage of thecombination heating process 760 heats the nanoparticle films to induce cohesion between the nanoparticles, to form coherednanoparticle films 758. Thecombination heating process 760 may use an incandescentlight source 761 as depicted schematically inFIG. 7B . The coherednanoparticle films 758 may provide thethermal vias 730. Alternatively, additional nanoparticle ink films may be formed on the coherednanoparticle films 758 and subsequently heated to provide thethermal vias 730. - Referring to
FIG. 7C , adielectric layer 780 is formed over the instant top surface of theintegrated circuit 700, including over thethermal vias 730, so that thedielectric layer 780 contacts sides of thethermal vias 730. Thedielectric layer 780 may be thicker than thethermal vias 730, as indicated inFIG. 7C . Thedielectric layer 780 may include one or more sub-layers, formed by sequential steps. One or more of the sub-layers may include silicon dioxide-base material such as silicon dioxide, phosphorus silicate glass (PSG), or boron phosphorus silicate glass (BPSG). Other sub-layers may include etch stop material and/or cap material such as silicon nitride and/or boron nitride. Silicon dioxide-base material in the sub-layers may be formed, for example, by a PECVD process using tetraethyl orthosilicate (TEOS), by a spin coat, bake, and anneal process using methyl silsesquioxane (MSQ), or by a high aspect ratio process (HARP) using TEOS and ozone. Silicon nitride in the sub-layers may be formed, for example, by a PECVD process using bis(tertiary-butyl-amino) silane (BTBAS), or by a low pressure chemical vapor deposition (LPCVD) process using dichlorosilane and ammonia. - Referring to
FIG. 7D , thedielectric layer 780 is planarized. Thedielectric layer 780 may be planarized so as to expose thethermal vias 730, as depicted inFIG. 7D . Alternatively, some dielectric material may be left over thethermal vias 730 after thedielectric layer 780 is planarized. Thedielectric layer 780 may be planarized by a chemical mechanical polish (CMP) process, as indicated inFIG. 7D by aCMP pad 782. Alternatively, thedielectric layer 780 may be planarized by a resin etchback process, in which a layer of an organic resin is formed over thedielectric layer 780 by a spin coat process so as to have a substantially planar top surface. A plasma etch process with substantially equal etch rates of the resin and thedielectric layer 780 is performed, removing the resin and leaving thedielectric layer 780 planarized. Thedielectric layer 780 may provide a PMD layer for the integrated circuit. The method disclosed in the instant example enables forming thethermal vias 730 without a photolithographic step, which may advantageously reduce a fabrication cost of theintegrated circuit 700. Formation of theintegrated circuit 700 continues with formation of IMD layers and ILD layers, and interconnects and vias. Additional thermal vias may be formed in the ILD layers. -
FIG. 8 is a cross section of an example integrated circuit which includes a combined thermal routing structure according to an embodiment of the invention. Theintegrated circuit 800 includes asubstrate 802 including asemiconductor material 804. Theintegrated circuit 800 further includes aninterconnect region 806 disposed above thesubstrate 802. Heat-generatingcomponents 808 are disposed in thesubstrate 802 and theinterconnect region 806, proximate to aboundary 810 between thesubstrate 802 and theinterconnect region 806. The heat-generatingcomponents 808 may be, for example, MOS transistors, bipolar junction transistors, JFETs, resistors, and/or SCRs. The heat-generatingcomponents 808 may be laterally separated byfield oxide 814 proximate to theboundary 810 between thesubstrate 802 and theinterconnect region 806. Theinterconnect region 806 may includecontacts 816,interconnects 818 and vias 820 disposed in adielectric layer stack 822. Some of theinterconnects 818 are disposed in atop interconnect level 884 which is located proximate to atop surface 824 of theinterconnect region 806. Thetop surface 824 of theinterconnect region 806 is located opposite from theboundary 810 between thesubstrate 802 and theinterconnect region 806.Bond pad structures 826 are disposed over thetop surface 824 of theinterconnect region 806, and are electrically coupled to theinterconnects 818 in thetop interconnect level 884. Aprotective overcoat 828 is disposed over thetop surface 824 of theinterconnect region 806. - In the instant example, the
integrated circuit 800 may be assembled usingwire bonds 886 on some of thebond pad structures 826. Theintegrated circuit 800 is packaged by encapsulation in anencapsulation material 888. Theencapsulation material 888, which may be an epoxy for example, is disposed over theprotective overcoat 828 and thebond pad structures 826. - The
integrated circuit 800 of the instant example includes the combinedthermal routing structure 890, which extends from inside thesubstrate 802 through theinterconnect region 806, and through the organicpolymer encapsulation material 888. The combinedthermal routing structure 890 may conduct heat generated by thecomponents 808 to a heat removal apparatus, such as a heat sink, located outside of a package containing theintegrated circuit 800, which may advantageously reduce an operating temperature of thecomponents 808. The combinedthermal routing structure 890 includes a plurality ofthermal vias 830 disposed in theinterconnect region 806 according to any of the examples disclosed herein. - The combined
thermal routing structure 890 may include athermal routing trench 892 disposed in thesubstrate 802. Thethermal routing trench 892 may surround a portion of thecomponents 808 and may be connected to each other at locations out of the plane ofFIG. 8 . Thethermal routing trench 892 may have a structure and may be formed, for example, as described in the commonly assigned U.S. patent application Ser. No. 15/361,397. - The combined
thermal routing structure 890 may include an interconnect regionthermal routing structure 894 disposed in theinterconnect region 806. The interconnect regionthermal routing structure 894 may surround a portion of thecomponents 808 and may be connected to each other at locations out of the plane ofFIG. 8 . The interconnect regionthermal routing structure 894 may have a structure and may be formed, for example, as described in the commonly assigned U.S. patent application Ser. No. 15/361,394. - The combined
thermal routing structure 890 may include a top levelthermal conductivity structure 896 disposed above thetop interconnect level 884. The highthermal conductivity structure 896 may have a structure and may be formed, for example, as described in the commonly U.S. patent application Ser. No. 15/361,390. - The combined
thermal routing structure 890 may include high thermal conductivity through-package conduits 898 disposed through theencapsulation material 888 to theintegrated circuit 800. The high thermal conductivity through-package conduits 898 may have structures and may be formed, for example, as described in U.S. patent application Ser. No. 15/361,403. - The
integrated circuit 800 may further includegraphitic vias 900 which are electrically coupled to thecomponents 808. Thegraphitic vias 900 may conduct heat generated by thecomponents 808 away from the substrate, possibly to the combinedthermal routing structure 890, which may advantageously reduce an operating temperature of thecomponents 808. Thegraphitic vias 900 may have structures and may be formed, for example, as described in the commonly assigned U.S. patent application Ser. No. 15/361,401. - While various embodiments of the present invention have been described above, it should be understood that they have been presented by way of example only and not limitation. Numerous changes to the disclosed embodiments can be made in accordance with the disclosure herein without departing from the spirit or scope of the invention. Thus, the breadth and scope of the present invention should not be limited by any of the above described embodiments. Rather, the scope of the invention should be defined in accordance with the following claims and their equivalents.
Claims (20)
1. A method of forming an integrated circuit, comprising:
providing a substrate comprising a semiconductor material;
forming a heat-generating component in the substrate;
forming an interconnect region above the substrate, comprising:
forming a dielectric layer stack above the substrate; and
forming a thermal via in the dielectric layer stack, comprising:
dispensing a nanoparticle ink by an additive process in the interconnect region to form a nanoparticle ink film, wherein the nanoparticle ink film includes nanoparticles and a carrier fluid, and wherein the nanoparticle ink film is free of organic binder material; and
inducing cohesion of the nanoparticles, thereby forming a cohered nanoparticle film.
2. The method of claim 1 , wherein forming the thermal via further comprises heating the nanoparticle ink film to remove a volatile material from the nanoparticle ink film to form a nanoparticle film, prior to inducing cohesion of the nanoparticles.
3. The method of claim 1 , wherein forming the thermal via further comprises forming a trench in the dielectric layer stack prior to forming the nanoparticle ink film, wherein the nanoparticle ink film is formed in the trench.
4. The method of claim 1 , wherein:
the nanoparticle ink film is a first nanoparticle ink film;
the additive process is a first additive process; and
the cohered nanoparticle film is a first cohered nanoparticle film; and
forming the thermal via further comprises:
forming a second nanoparticle ink film comprising primarily nanoparticles by a method comprising a second additive process, on the first cohered nanoparticle film; and
inducing cohesion of the nanoparticles in the second nanoparticle ink film, thereby forming a second cohered nanoparticle film on the first cohered nanoparticle film.
5. The method of claim 1 , wherein forming the interconnect region further comprises:
forming a dielectric layer over the thermal via, wherein the dielectric layer contacts sides of the thermal via; and
planarizing the dielectric layer.
6. The method of claim 1 , wherein the nanoparticles comprise nanoparticles of a material selected from the group consisting of aluminum oxide, diamond, hexagonal boron nitride, cubic boron nitride, aluminum nitride, metal, graphene, graphene embedded in metal, graphite, graphitic carbon, and carbon nanotubes.
7. The method of claim 1 , wherein the nanoparticles comprise a metal selected from the group consisting of copper, nickel, palladium, platinum, iridium, rhodium, cerium, osmium, molybdenum and gold, and wherein forming the thermal via further comprises forming a layer of graphitic material by a plasma enhanced chemical vapor deposition (PECVD) process on the cohered nanoparticle film.
8. The method of claim 1 , wherein the additive process comprises a process selected from the group consisting of a discrete droplet dispensing process, a continuous extrusion process, a direct laser transfer process, an electrostatic deposition process, and an electrochemical deposition process.
9. The method of claim 1 , wherein:
the thermal via is a first thermal via;
the nanoparticle ink film is a first nanoparticle ink film;
the additive process is a first additive process;
the cohered nanoparticle film is a first cohered nanoparticle film; and
forming the interconnect region further comprises:
forming a second thermal via in the dielectric layer stack above the first thermal via, comprising:
dispensing a second nanoparticle ink by a second additive process in the interconnect region above the first thermal via to form a second nanoparticle ink film, wherein the second nanoparticle ink film includes nanoparticles and a carrier fluid, and wherein the second nanoparticle ink film is free of organic binder material; and
inducing cohesion of the nanoparticles in the second nanoparticle ink film, thereby forming a second cohered nanoparticle film that is in contact with the first thermal via.
10. The method of claim 1 , wherein inducing cohesion of the nanoparticles comprises a process selected from the group consisting of a scanned laser heating process, a flash heating process and a spike heating process.
11. A method of forming an integrated circuit, comprising:
forming an interconnect region comprising a dielectric layer stack comprising dielectric materials over a semiconductor substrate;
forming a component extending into the substrate that is configured to generate heat when operating; and
forming a thermal via within the interconnect region, the thermal via landing on a field oxide region located over the substrate, wherein the thermal via includes a cohered nanoparticle film including nanoparticles, wherein the thermal via has a thermal conductivity higher than dielectric materials touching the thermal via.
12. The method of claim 11 , wherein the cohered nanoparticle film comprises electrically non-conductive nanoparticles of a material selected from the group consisting of aluminum oxide, diamond, hexagonal boron nitride, cubic boron nitride, and aluminum nitride.
13. The method of claim 11 , wherein the cohered nanoparticle film comprises electrically conductive nanoparticles of a material selected from the group consisting of metal, graphene, graphene embedded in metal, graphite, graphitic carbon, and carbon nanotubes.
14. The method of claim 11 , wherein the cohered nanoparticle film comprises nanoparticles which include a metal selected from the group consisting of copper, nickel, palladium, platinum, iridium, rhodium, cerium, osmium, molybdenum and/or gold, and wherein the thermal via comprises a layer of graphitic material disposed on the cohered nanoparticle film.
15. The method of claim 11 , wherein the thermal via is a first thermal via and further comprising forming a second thermal via within the interconnect region above the first thermal via, wherein the second thermal via includes a cohered nanoparticle film that includes nanoparticles, and wherein the second thermal via has a thermal conductivity higher than dielectric materials touching the second thermal via.
16. The method of claim 15 , wherein the second thermal via contacts the first thermal via.
17. The method of claim 15 , further comprising forming a non-circuit interconnect between the first thermal via and the second thermal via, wherein the second thermal via contacts the non-circuit interconnect and the first thermal via contacts the non-circuit interconnect.
18. The method of claim 11 , wherein the thermal via contacts a first interconnect and a second interconnect, the first interconnect being electrically isolated from the second interconnect.
19. The method of claim 11 , wherein the thermal via extends proximate to matching components of the integrated circuit.
20. A method of forming an integrated circuit, comprising:
forming an interconnect region over a semiconductor substrate, the interconnect region having a dielectric layer stack including dielectric materials;
forming a component that extends into the substrate and is configured to generate heat when operating; and
forming a thermal via within the interconnect region that lands on a field oxide region that extends below a surface of the substrate.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US18/143,446 US20230307312A1 (en) | 2016-11-26 | 2023-05-04 | High thermal conductivity vias by additive processing |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/361,399 US11676880B2 (en) | 2016-11-26 | 2016-11-26 | High thermal conductivity vias by additive processing |
US18/143,446 US20230307312A1 (en) | 2016-11-26 | 2023-05-04 | High thermal conductivity vias by additive processing |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/361,399 Division US11676880B2 (en) | 2016-11-26 | 2016-11-26 | High thermal conductivity vias by additive processing |
Publications (1)
Publication Number | Publication Date |
---|---|
US20230307312A1 true US20230307312A1 (en) | 2023-09-28 |
Family
ID=62190359
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/361,399 Active 2037-03-28 US11676880B2 (en) | 2016-11-26 | 2016-11-26 | High thermal conductivity vias by additive processing |
US18/143,446 Pending US20230307312A1 (en) | 2016-11-26 | 2023-05-04 | High thermal conductivity vias by additive processing |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/361,399 Active 2037-03-28 US11676880B2 (en) | 2016-11-26 | 2016-11-26 | High thermal conductivity vias by additive processing |
Country Status (1)
Country | Link |
---|---|
US (2) | US11676880B2 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2020033632A2 (en) * | 2018-08-08 | 2020-02-13 | Kuprion Inc. | Electronic assemblies employing copper in multiple locations |
FR3122770A1 (en) * | 2021-05-06 | 2022-11-11 | Stmicroelectronics (Crolles 2) Sas | Electronic circuit including RF switches with reduced parasitic capacitances |
Family Cites Families (149)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5224030A (en) | 1990-03-30 | 1993-06-29 | The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration | Semiconductor cooling apparatus |
US5481136A (en) | 1992-10-28 | 1996-01-02 | Sumitomo Electric Industries, Ltd. | Semiconductor element-mounting composite heat-sink base |
US5683939A (en) | 1993-04-02 | 1997-11-04 | Harris Corporation | Diamond insulator devices and method of fabrication |
JP3159040B2 (en) | 1996-02-29 | 2001-04-23 | 株式会社新潟鉄工所 | Injection molding machine |
US6222254B1 (en) | 1997-03-31 | 2001-04-24 | Intel Corporation | Thermal conducting trench in a semiconductor structure and method for forming the same |
US7067406B2 (en) | 1997-03-31 | 2006-06-27 | Intel Corporation | Thermal conducting trench in a semiconductor structure and method for forming the same |
US7368013B2 (en) | 1997-04-04 | 2008-05-06 | Chien-Min Sung | Superabrasive particle synthesis with controlled placement of crystalline seeds |
US6046503A (en) | 1997-09-26 | 2000-04-04 | Siemens Aktiengesellschaft | Metalization system having an enhanced thermal conductivity |
US5955781A (en) | 1998-01-13 | 1999-09-21 | International Business Machines Corporation | Embedded thermal conductors for semiconductor chips |
JPH11238734A (en) | 1998-02-20 | 1999-08-31 | Nec Corp | Semiconductor integrated circuit |
US6265771B1 (en) | 1999-01-27 | 2001-07-24 | International Business Machines Corporation | Dual chip with heat sink |
US6288426B1 (en) | 2000-02-28 | 2001-09-11 | International Business Machines Corp. | Thermal conductivity enhanced semiconductor structures and fabrication processes |
US6512292B1 (en) | 2000-09-12 | 2003-01-28 | International Business Machines Corporation | Semiconductor chip structures with embedded thermal conductors and a thermal sink disposed over opposing substrate surfaces |
GB0022329D0 (en) | 2000-09-12 | 2000-10-25 | Mitel Semiconductor Ltd | Semiconductor device |
JP4833398B2 (en) | 2000-09-18 | 2011-12-07 | ポリマテック株式会社 | Method for producing thermally conductive molded body |
JP2002097371A (en) | 2000-09-20 | 2002-04-02 | Polymatech Co Ltd | Heat-conductive polymer composition and heat-conductive molding |
US7161239B2 (en) | 2000-12-22 | 2007-01-09 | Broadcom Corporation | Ball grid array package enhanced with a thermal and electrical connector |
JP4663153B2 (en) | 2001-05-22 | 2011-03-30 | ポリマテック株式会社 | Thermally conductive composite composition |
JP4714371B2 (en) | 2001-06-06 | 2011-06-29 | ポリマテック株式会社 | Thermally conductive molded body and method for producing the same |
JP3791601B2 (en) | 2002-02-08 | 2006-06-28 | 日本電気株式会社 | Method for producing nanographite structure |
US6525419B1 (en) | 2002-02-14 | 2003-02-25 | Intel Corporation | Thermally coupling electrically decoupling cooling device for integrated circuits |
US7071603B2 (en) | 2002-02-20 | 2006-07-04 | Cdream Corporation | Patterned seed layer suitable for electron-emitting device, and associated fabrication method |
JP4416376B2 (en) | 2002-05-13 | 2010-02-17 | 富士通株式会社 | Semiconductor device and manufacturing method thereof |
US6771502B2 (en) | 2002-06-28 | 2004-08-03 | Advanced Energy Technology Inc. | Heat sink made from longer and shorter graphite sheets |
JP2004051852A (en) | 2002-07-22 | 2004-02-19 | Polymatech Co Ltd | Thermally conductive polymer molding and its production method |
US7332211B1 (en) | 2002-11-07 | 2008-02-19 | Massachusetts Institute Of Technology | Layered materials including nanoparticles |
JP2004175926A (en) | 2002-11-27 | 2004-06-24 | Polymatech Co Ltd | Thermally conductive epoxy resin molded form and method for producing the same |
DE10336747A1 (en) | 2003-08-11 | 2005-03-17 | Infineon Technologies Ag | Semiconductor component used as a power transistor comprises a layer structure with a semiconductor chip, a support for the chip and an electrically insulating layer made from nano-particles of an electrically insulating material |
US20070126116A1 (en) | 2004-08-24 | 2007-06-07 | Carlos Dangelo | Integrated Circuit Micro-Cooler Having Tubes of a CNT Array in Essentially the Same Height over a Surface |
US7345364B2 (en) | 2004-02-04 | 2008-03-18 | Agere Systems Inc. | Structure and method for improved heat conduction for semiconductor devices |
DE102004008135A1 (en) | 2004-02-18 | 2005-09-22 | Infineon Technologies Ag | Semiconductor device with a stack of semiconductor chips and method for producing the same |
US7135773B2 (en) | 2004-02-26 | 2006-11-14 | International Business Machines Corporation | Integrated circuit chip utilizing carbon nanotube composite interconnection vias |
US7288839B2 (en) | 2004-02-27 | 2007-10-30 | International Business Machines Corporation | Apparatus and methods for cooling semiconductor integrated circuit package structures |
US7286359B2 (en) | 2004-05-11 | 2007-10-23 | The U.S. Government As Represented By The National Security Agency | Use of thermally conductive vias to extract heat from microelectronic chips and method of manufacturing |
JP5374801B2 (en) | 2004-08-31 | 2013-12-25 | 富士通株式会社 | Forming body and forming method of linear structure substance made of carbon element |
DE102004058305B3 (en) | 2004-12-02 | 2006-05-18 | Infineon Technologies Ag | Semiconductor component with polymer cover layer over electrical linkages leaving contacts exposed |
US7260939B2 (en) | 2004-12-17 | 2007-08-28 | General Electric Company | Thermal transfer device and system and method incorporating same |
US7989349B2 (en) | 2005-04-15 | 2011-08-02 | Micron Technology, Inc. | Methods of manufacturing nanotubes having controlled characteristics |
US7651963B2 (en) | 2005-04-15 | 2010-01-26 | Siemens Energy, Inc. | Patterning on surface with high thermal conductivity materials |
CN100488280C (en) | 2005-06-04 | 2009-05-13 | 华为技术有限公司 | Authentifying method and relative information transfer method |
US8022532B2 (en) | 2005-06-06 | 2011-09-20 | Rohm Co., Ltd. | Interposer and semiconductor device |
US8664759B2 (en) | 2005-06-22 | 2014-03-04 | Agere Systems Llc | Integrated circuit with heat conducting structures for localized thermal control |
JP4686274B2 (en) | 2005-06-30 | 2011-05-25 | ポリマテック株式会社 | Heat dissipation component and manufacturing method thereof |
US7355289B2 (en) | 2005-07-29 | 2008-04-08 | Freescale Semiconductor, Inc. | Packaged integrated circuit with enhanced thermal dissipation |
US7586191B2 (en) | 2005-08-11 | 2009-09-08 | Hall David R | Integrated circuit apparatus with heat spreader |
US7633152B2 (en) | 2005-09-02 | 2009-12-15 | Agere Systems Inc. | Heat dissipation in integrated circuits |
US7312531B2 (en) | 2005-10-28 | 2007-12-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and fabrication method thereof |
TW200735308A (en) | 2005-12-23 | 2007-09-16 | Koninkl Philips Electronics Nv | On-chip interconnect-stack cooling using sacrificial interconnect segments |
JP4408432B2 (en) | 2005-12-26 | 2010-02-03 | 東京エレクトロン株式会社 | Method for forming damascene wiring |
DE102006001792B8 (en) | 2006-01-12 | 2013-09-26 | Infineon Technologies Ag | Semiconductor module with semiconductor chip stack and method for producing the same |
US7335575B2 (en) | 2006-02-03 | 2008-02-26 | International Business Machines Corporation | Semiconductor constructions and semiconductor device fabrication methods |
US8217518B2 (en) | 2006-03-08 | 2012-07-10 | Stmicroelectronics Asia Pacific Pte., Ltd. | Enhancing metal/low-K interconnect reliability using a protection layer |
US9013035B2 (en) | 2006-06-20 | 2015-04-21 | Broadcom Corporation | Thermal improvement for hotspots on dies in integrated circuit packages |
JP2008060172A (en) | 2006-08-29 | 2008-03-13 | Toshiba Corp | Semiconductor device |
WO2008033388A2 (en) | 2006-09-12 | 2008-03-20 | Qd Vision, Inc. | A composite including nanoparticles, methods, and products including a composite |
US7656010B2 (en) | 2006-09-20 | 2010-02-02 | Panasonic Corporation | Semiconductor device |
JP2008091714A (en) | 2006-10-03 | 2008-04-17 | Rohm Co Ltd | Semiconductor device |
US20120141678A1 (en) | 2006-11-27 | 2012-06-07 | Fujifilm Dimatix, Inc. | Carbon Nanotube Ink |
US7763973B1 (en) | 2007-04-05 | 2010-07-27 | Hewlett-Packard Development Company, L.P. | Integrated heat sink for a microchip |
US7582962B1 (en) | 2007-11-07 | 2009-09-01 | Rockwell Collins, Inc. | Heat dissipation device |
US8421128B2 (en) | 2007-12-19 | 2013-04-16 | International Business Machines Corporation | Semiconductor device heat dissipation structure |
US8110416B2 (en) | 2007-12-24 | 2012-02-07 | Texas Instruments Incorporated | AC impedance spectroscopy testing of electrical parametric structures |
CN101499480B (en) | 2008-01-30 | 2013-03-20 | 松下电器产业株式会社 | Semiconductor chip and semiconductor device |
US20090218682A1 (en) | 2008-03-03 | 2009-09-03 | Nils Lundberg | Semiconductor chip |
US8203167B2 (en) | 2008-03-25 | 2012-06-19 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base heat spreader and adhesive between base and terminal |
US8470701B2 (en) | 2008-04-03 | 2013-06-25 | Advanced Diamond Technologies, Inc. | Printable, flexible and stretchable diamond for thermal management |
US8502373B2 (en) | 2008-05-05 | 2013-08-06 | Qualcomm Incorporated | 3-D integrated circuit lateral heat dissipation |
US20100140790A1 (en) | 2008-12-05 | 2010-06-10 | Seagate Technology Llc | Chip having thermal vias and spreaders of cvd diamond |
US20100148357A1 (en) | 2008-12-16 | 2010-06-17 | Freescale Semiconductor, Inc. | Method of packaging integrated circuit dies with thermal dissipation capability |
JP2010205955A (en) | 2009-03-04 | 2010-09-16 | Micro Coatec Kk | Heat conductive electronic circuit board, electronic apparatus using the same, and method of manufacturing the same |
WO2010146657A1 (en) | 2009-06-16 | 2010-12-23 | 富士通株式会社 | Graphite structure, electronic component, and method for manufacturing electronic component |
US8237252B2 (en) | 2009-07-22 | 2012-08-07 | Stats Chippac, Ltd. | Semiconductor device and method of embedding thermally conductive layer in interconnect structure for heat dissipation |
JP5356972B2 (en) | 2009-10-20 | 2013-12-04 | 新光電気工業株式会社 | Heat dissipating component, manufacturing method thereof, and semiconductor package |
US20110140232A1 (en) | 2009-12-15 | 2011-06-16 | Intersil Americas Inc. | Methods of forming a thermal conduction region in a semiconductor structure and structures resulting therefrom |
KR20110085481A (en) | 2010-01-20 | 2011-07-27 | 삼성전자주식회사 | Stacked semiconductor package |
US8410474B2 (en) | 2010-01-21 | 2013-04-02 | Hitachi, Ltd. | Graphene grown substrate and electronic/photonic integrated circuits using same |
US8618654B2 (en) | 2010-07-20 | 2013-12-31 | Marvell World Trade Ltd. | Structures embedded within core material and methods of manufacturing thereof |
JPWO2011122228A1 (en) | 2010-03-31 | 2013-07-08 | 日本電気株式会社 | Semiconductor built-in substrate |
US8248803B2 (en) | 2010-03-31 | 2012-08-21 | Hong Kong Applied Science and Technology Research Institute Company Limited | Semiconductor package and method of manufacturing the same |
US9508626B2 (en) | 2010-04-23 | 2016-11-29 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming openings in thermally-conductive frame of FO-WLCSP to dissipate heat and reduce package height |
US9431316B2 (en) | 2010-05-04 | 2016-08-30 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming channels in back surface of FO-WLCSP for heat dissipation |
US8241964B2 (en) | 2010-05-13 | 2012-08-14 | Stats Chippac, Ltd. | Semiconductor device and method of embedding bumps formed on semiconductor die into penetrable adhesive layer to reduce die shifting during encapsulation |
JP2011249361A (en) | 2010-05-21 | 2011-12-08 | Toyota Motor Corp | Semiconductor device and manufacturing method of the same |
US8314472B2 (en) | 2010-07-29 | 2012-11-20 | Avago Technologies Wireless Ip (Singapore) Pte. Ltd. | Semiconductor structure comprising pillar |
US8901613B2 (en) | 2011-03-06 | 2014-12-02 | Monolithic 3D Inc. | Semiconductor device and structure for heat removal |
US8552554B2 (en) | 2010-08-12 | 2013-10-08 | Industrial Technology Research Institute | Heat dissipation structure for electronic device and fabrication method thereof |
KR101698932B1 (en) | 2010-08-17 | 2017-01-23 | 삼성전자 주식회사 | Semiconductor Package And Method For Manufacturing The Same |
US8617926B2 (en) | 2010-09-09 | 2013-12-31 | Advanced Micro Devices, Inc. | Semiconductor chip device with polymeric filler trench |
US8404588B2 (en) | 2010-10-06 | 2013-03-26 | Electronics And Telecommunications Research Institute | Method of manufacturing via electrode |
US8810996B2 (en) | 2010-11-22 | 2014-08-19 | The Trustees Of The Stevens Institute Of Technology | Inkjet-printed flexible electronic components from graphene oxide |
US8466054B2 (en) | 2010-12-13 | 2013-06-18 | Io Semiconductor, Inc. | Thermal conduction paths for semiconductor structures |
US8440999B2 (en) | 2011-02-15 | 2013-05-14 | International Business Machines Corporation | Semiconductor chip with graphene based devices in an interconnect structure of the chip |
JP2012182336A (en) | 2011-03-02 | 2012-09-20 | Toshiba Corp | Semiconductor device |
DE102011051705A1 (en) | 2011-07-08 | 2013-01-10 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Layer system with a layer of parallel arranged carbon tubes and an electrically conductive cover layer, method for producing the layer system and its use in microsystems technology |
JP5779042B2 (en) | 2011-08-18 | 2015-09-16 | 新光電気工業株式会社 | Semiconductor device |
KR101668691B1 (en) | 2011-08-25 | 2016-10-24 | 위스콘신 얼럼나이 리서어치 화운데이션 | Barrier guided growth of microstructured and nanostructured graphene and graphite |
WO2013032472A1 (en) | 2011-08-31 | 2013-03-07 | Hewlett-Packard Development Company, L.P. | Thermal shunt |
KR20130088223A (en) | 2012-01-31 | 2013-08-08 | (주)보명 | Thermal conductive resin for led pcb base plate of chip-on-board |
US8937376B2 (en) | 2012-04-16 | 2015-01-20 | Advanced Semiconductor Engineering, Inc. | Semiconductor packages with heat dissipation structures and related methods |
CN103374751B (en) | 2012-04-25 | 2016-06-15 | 清华大学 | The preparation method with the epitaxial structure of micro-structure |
US9099375B2 (en) | 2012-05-21 | 2015-08-04 | The United States Of America, As Represented By The Secretary Of The Navy | Diamond and diamond composite material |
ES2441428B1 (en) | 2012-07-04 | 2016-02-05 | Abengoa Solar New Technologies, S.A. | Formulation of inks based on ceramic nanoparticles |
US20140008756A1 (en) | 2012-07-09 | 2014-01-09 | International Business Machines Corporation | Deep trench heat sink |
US9656246B2 (en) * | 2012-07-11 | 2017-05-23 | Carbice Corporation | Vertically aligned arrays of carbon nanotubes formed on multilayer substrates |
KR20140009730A (en) | 2012-07-12 | 2014-01-23 | 삼성전자주식회사 | Semiconductor chip comprising heat radiation member and display module |
US8846452B2 (en) | 2012-08-21 | 2014-09-30 | Infineon Technologies Ag | Semiconductor device package and methods of packaging thereof |
KR101404126B1 (en) | 2012-08-30 | 2014-06-13 | 한국과학기술연구원 | Method of nanoparticles, nanoparticles and organic light emitting element, solar cell, printing inks, bioimage device and sensor comprising the same |
US8836110B2 (en) | 2012-08-31 | 2014-09-16 | Freescale Semiconductor, Inc. | Heat spreader for use within a packaged semiconductor device |
US8963317B2 (en) | 2012-09-21 | 2015-02-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermal dissipation through seal rings in 3DIC structure |
JP5972735B2 (en) | 2012-09-21 | 2016-08-17 | 株式会社東芝 | Semiconductor device |
JP6093556B2 (en) | 2012-11-13 | 2017-03-08 | 富士通株式会社 | Semiconductor device, semiconductor integrated circuit device, and electronic device |
JP5624600B2 (en) | 2012-12-27 | 2014-11-12 | 株式会社東芝 | Wiring and semiconductor device manufacturing method |
WO2014102249A1 (en) | 2012-12-28 | 2014-07-03 | Albemarle Europe Sprl | Production method of a novel polishing alumina |
US9245813B2 (en) | 2013-01-30 | 2016-01-26 | International Business Machines Corporation | Horizontally aligned graphite nanofibers in etched silicon wafer troughs for enhanced thermal performance |
US9252242B2 (en) | 2013-03-25 | 2016-02-02 | International Business Machines Corporation | Semiconductor structure with deep trench thermal conduction |
US9478507B2 (en) | 2013-03-27 | 2016-10-25 | Qualcomm Incorporated | Integrated circuit assembly with faraday cage |
US9396883B2 (en) | 2013-04-26 | 2016-07-19 | Intel Corporation | Faradaic energy storage device structures and associated techniques and configurations |
KR20140132961A (en) | 2013-05-09 | 2014-11-19 | 한국화학연구원 | Thermally conductive polymer compositions based on hybrid system, methods for preparing the same and shaped articles using the same |
KR20140142382A (en) | 2013-05-30 | 2014-12-12 | 삼성전자주식회사 | Method for patterning graphene using laser |
GB2530675B (en) | 2013-06-18 | 2019-03-06 | Intel Corp | Integrated thermoelectric cooling |
JP2015015388A (en) | 2013-07-05 | 2015-01-22 | ソニー株式会社 | Semiconductor device |
FR3008223B1 (en) | 2013-07-08 | 2017-01-27 | Univ Paul Sabatier - Toulouse Iii | ELECTRICALLY INSULATING COMPOSITE MATERIAL, METHOD OF MANUFACTURING SUCH MATERIAL, AND ITS USE AS ELECTRIC INSULATION |
US9171779B2 (en) | 2013-08-29 | 2015-10-27 | Industrial Technology Research Institute | Semiconductor laser structure |
GB201319117D0 (en) | 2013-10-30 | 2013-12-11 | Element Six Technologies Us Corp | Semiconductor device structures comprising polycrystalline CVD Diamond with improved near-substrate thermal conductivity |
JP6156015B2 (en) | 2013-09-24 | 2017-07-05 | 三菱電機株式会社 | Semiconductor device and manufacturing method thereof |
JP6519086B2 (en) | 2013-09-25 | 2019-05-29 | リンテック株式会社 | Thermally conductive adhesive sheet, method of manufacturing the same, and electronic device using the same |
US20150136357A1 (en) | 2013-11-21 | 2015-05-21 | Honeywell Federal Manufacturing & Technologies, Llc | Heat dissipation assembly |
KR101566593B1 (en) | 2013-12-11 | 2015-11-05 | 주식회사 동부하이텍 | Semiconductor package |
TWM483543U (en) | 2013-12-11 | 2014-08-01 | Tcy Tec Corp | Heat transfer catalysis and heat dissipation structure |
US20150166921A1 (en) | 2013-12-17 | 2015-06-18 | Uchicago Argonne, Llc | Carbon nanofiber materials and lubricants |
KR20150076715A (en) | 2013-12-27 | 2015-07-07 | 삼성전기주식회사 | Power Semiconductor device |
US9469918B2 (en) | 2014-01-24 | 2016-10-18 | Ii-Vi Incorporated | Substrate including a diamond layer and a composite layer of diamond and silicon carbide, and, optionally, silicon |
US20150237762A1 (en) | 2014-02-20 | 2015-08-20 | Raytheon Company | Integrated thermal management system |
JP6189771B2 (en) * | 2014-03-03 | 2017-08-30 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
JP6543438B2 (en) | 2014-03-04 | 2019-07-10 | ローム株式会社 | Semiconductor device |
WO2015143158A1 (en) | 2014-03-20 | 2015-09-24 | Massachusetts Institute Of Technology | Vertical nitride semiconductor device |
US9362198B2 (en) | 2014-04-10 | 2016-06-07 | Freescale Semiconductor, Inc. | Semiconductor devices with a thermally conductive layer and methods of their fabrication |
US20150325531A1 (en) | 2014-05-09 | 2015-11-12 | International Business Machines Corporation | Through crack stop via |
US9355985B2 (en) | 2014-05-30 | 2016-05-31 | Freescale Semiconductor, Inc. | Microelectronic packages having sidewall-deposited heat spreader structures and methods for the fabrication thereof |
US9308731B2 (en) | 2014-09-08 | 2016-04-12 | Vadient Optics, Llc | Nanocomposite inkjet printer with integrated nanocomposite-ink factory |
JP6397229B2 (en) | 2014-06-12 | 2018-09-26 | 国立研究開発法人産業技術総合研究所 | Thermally conductive member and laminate having high thermal conductivity in thickness direction |
US9397023B2 (en) | 2014-09-28 | 2016-07-19 | Texas Instruments Incorporated | Integration of heat spreader for beol thermal management |
US9524981B2 (en) * | 2015-05-04 | 2016-12-20 | Sandisk Technologies Llc | Three dimensional memory device with hybrid source electrode for wafer warpage reduction |
US9818692B2 (en) | 2014-12-12 | 2017-11-14 | Gan Systems Inc. | GaN semiconductor device structure and method of fabrication by substrate replacement |
US9401315B1 (en) | 2015-03-26 | 2016-07-26 | Globalfoundries Inc. | Thermal hot spot cooling for semiconductor devices |
US9551839B2 (en) | 2015-03-31 | 2017-01-24 | Raytheon Company | Optical component including nanoparticle heat sink |
US9704827B2 (en) * | 2015-06-25 | 2017-07-11 | Taiwan Semiconductor Manufacturing Co., Ltd. | Hybrid bond pad structure |
CN105419345A (en) | 2015-12-24 | 2016-03-23 | 平湖阿莱德实业有限公司 | High-heat-conductive composition, preparation method and heat-conductive gasket thereof |
US10204893B2 (en) | 2016-05-19 | 2019-02-12 | Invensas Bonding Technologies, Inc. | Stacked dies and methods for forming bonded structures |
-
2016
- 2016-11-26 US US15/361,399 patent/US11676880B2/en active Active
-
2023
- 2023-05-04 US US18/143,446 patent/US20230307312A1/en active Pending
Also Published As
Publication number | Publication date |
---|---|
US11676880B2 (en) | 2023-06-13 |
US20180151471A1 (en) | 2018-05-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20230307312A1 (en) | High thermal conductivity vias by additive processing | |
US10790228B2 (en) | Interconnect via with grown graphitic material | |
US10811334B2 (en) | Integrated circuit nanoparticle thermal routing structure in interconnect region | |
US20210118762A1 (en) | Thermal routing trench by additive processing | |
EP3545547B1 (en) | Integrated circuit nanoparticle thermal routing structure over interconnect region | |
US20210272804A1 (en) | Semicondctor device package thermal conduit | |
US9496198B2 (en) | Integration of backside heat spreader for thermal management | |
US20160300775A1 (en) | Integration of heat spreader for beol thermal management | |
CN110313065A (en) | Graphene heterosphere for electronic application | |
US10475725B2 (en) | Structure to enable higher current density in integrated circuit resistor | |
US7414316B2 (en) | Methods and apparatus for thermal isolation in vertically-integrated semiconductor devices | |
CN102915954B (en) | Low k dielectric layer and pore former | |
US11355414B2 (en) | Nanoparticle matrix for backside heat spreading |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |