US20170047346A1 - Semiconductor Device With Self-Aligned Back Side Features - Google Patents
Semiconductor Device With Self-Aligned Back Side Features Download PDFInfo
- Publication number
- US20170047346A1 US20170047346A1 US15/340,098 US201615340098A US2017047346A1 US 20170047346 A1 US20170047346 A1 US 20170047346A1 US 201615340098 A US201615340098 A US 201615340098A US 2017047346 A1 US2017047346 A1 US 2017047346A1
- Authority
- US
- United States
- Prior art keywords
- gate
- insulator
- layer
- region
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 52
- 239000012212 insulator Substances 0.000 claims abstract description 200
- 229910052710 silicon Inorganic materials 0.000 claims description 8
- 239000010703 silicon Substances 0.000 claims description 8
- 210000000746 body region Anatomy 0.000 claims description 4
- 230000008878 coupling Effects 0.000 claims 1
- 238000010168 coupling process Methods 0.000 claims 1
- 238000005859 coupling reaction Methods 0.000 claims 1
- 238000000034 method Methods 0.000 abstract description 72
- 239000000758 substrate Substances 0.000 abstract description 47
- 238000011282 treatment Methods 0.000 abstract description 35
- 239000010410 layer Substances 0.000 description 172
- 235000012431 wafers Nutrition 0.000 description 90
- 238000012545 processing Methods 0.000 description 21
- 238000013459 approach Methods 0.000 description 17
- 239000000463 material Substances 0.000 description 16
- 150000002500 ions Chemical class 0.000 description 14
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 10
- 238000000151 deposition Methods 0.000 description 9
- 230000008021 deposition Effects 0.000 description 9
- 239000002019 doping agent Substances 0.000 description 9
- 239000007943 implant Substances 0.000 description 9
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 7
- 238000010849 ion bombardment Methods 0.000 description 7
- 230000001939 inductive effect Effects 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 6
- 238000001465 metallisation Methods 0.000 description 6
- 230000009977 dual effect Effects 0.000 description 5
- 238000002513 implantation Methods 0.000 description 5
- 229910052751 metal Inorganic materials 0.000 description 5
- 239000002184 metal Substances 0.000 description 5
- 235000012239 silicon dioxide Nutrition 0.000 description 5
- 239000000377 silicon dioxide Substances 0.000 description 5
- 230000000087 stabilizing effect Effects 0.000 description 5
- 239000000969 carrier Substances 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 4
- 229920002120 photoresistant polymer Polymers 0.000 description 4
- 230000003247 decreasing effect Effects 0.000 description 3
- 238000009792 diffusion process Methods 0.000 description 3
- 238000011221 initial treatment Methods 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 2
- WHXSMMKQMYFTQS-UHFFFAOYSA-N Lithium Chemical compound [Li] WHXSMMKQMYFTQS-UHFFFAOYSA-N 0.000 description 2
- 238000000231 atomic layer deposition Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- 229910052799 carbon Inorganic materials 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 229910052744 lithium Inorganic materials 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 238000002161 passivation Methods 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 238000004088 simulation Methods 0.000 description 2
- 241000894007 species Species 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- 241001486863 Sprattus sprattus Species 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- -1 boron ions Chemical class 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 239000000306 component Substances 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000000407 epitaxy Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 230000017525 heat dissipation Effects 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
- H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
- H01L21/2652—Through-implantation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/266—Bombardment with radiation with high-energy radiation producing ion implantation using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28176—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation with a treatment, e.g. annealing, after the formation of the definitive gate conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/3115—Doping the insulating layers
- H01L21/31155—Doping the insulating layers by ion implantation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/66772—Monocristalline silicon transistors on insulating substrates, e.g. quartz substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7838—Field effect transistors with field effect produced by an insulated gate without inversion channel, e.g. buried channel lateral MISFETs, normally-on lateral MISFETs, depletion-mode lateral MISFETs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7843—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being an applied insulating layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7849—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being provided under the channel
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78603—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the insulating substrate or support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78645—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate
- H01L29/78648—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate arranged on opposing sides of the channel
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/78654—Monocrystalline silicon transistors
Definitions
- the production of semiconductor devices at decreasing geometries and at lower costs has long been recognized as one of the key contributing factors to the widespread benefits of the digital age.
- the cost of a semiconductor device is set largely by the size of the substrate, the cost of materials that are consumed as the substrate is processed, and by the amount of capital overhead that is assignable to each part.
- the first two contributors to cost can be reduced by decreasing the size of the device, and by utilizing readily available materials.
- Capital overhead costs can be decreased by using readily available manufacturing equipment, and through the development of processing techniques that eliminate the need for more exotic equipment and reduce the time it takes to build each device. These processing techniques are sometimes associated with distinctive manufacturing features that provide evidence of how the device was made.
- a self-aligned gate is a manufacturing feature that is indicative of a particular processing technique that can be described with reference to FIG. 1 .
- Semiconductor wafer 100 comprises a substrate 101 covered by gate 102 .
- gate 102 includes a photomask 103 , a gate electrode 104 , and a gate insulator 105 .
- photomask 103 has been used to create the gate stack.
- gate electrode 104 and gate insulator 105 previously had additional portions such that they extended lateral across the surface of substrate 101 .
- Photomask 103 was then used to shield the gate stack while those additional portions were removed.
- photomask 103 can be put to use in another processing step. As illustrated in FIG.
- gate 102 can serve as a mask to shield channel 107 while wafer 100 is exposed to a diffusion of dopants 108 .
- photomask 103 can be used to not only form the gate stack, but also to create the source and drain regions of the transistor 109 . Therefore, a different mask is not required for the creation of gate stack 102 and source and drain regions 109 .
- a self-aligned gate process produces an additional benefit in that the resulting device has superior characteristics when compared to devices formed according to certain alternative processing methodologies.
- the performance of a transistor is directly impacted by the interdependence of the gate, channel, source, and drain regions of the transistor. In particular, it is important to tightly control the location of the source-channel and drain-channel junctions relative to the gate of the transistor.
- the same mask is used to form both the gate stack and the source and drain regions in a self-aligned gate process, errors resulting from the misalignment of two different masks are eliminated.
- the self-aligned gate process therefore provides for both a more cost effective and functionally superior device.
- a method comprises forming a gate on a semiconductor on insulator wafer.
- the semiconductor on insulator wafer comprises a device region, a buried insulator, and a substrate.
- the method also comprises applying a treatment to the semiconductor on insulator wafer using the gate as a mask.
- the treatment creates a treated insulator region in the buried insulator.
- the method also comprises removing at least a portion of the substrate.
- the method also comprises selectively removing the treated insulator region from the buried insulator to form a remaining insulator region after removing the portion of the substrate.
- a method comprises forming a gate on a semiconductor on insulator wafer.
- the semiconductor on insulator wafer comprises a device region, a buried insulator, and a substrate.
- the exemplary method further comprises applying a treatment to the semiconductor on insulator wafer using the gate as a mask.
- the treatment creates a treated insulator region in the buried insulator.
- the exemplary method also comprises removing at least a portion of the substrate.
- the exemplary method also comprises, selectively removing the treated insulator region from the buried insulator to form a remaining insulator region after removing that portion of the substrate.
- a semiconductor device comprises a gate formed on a semiconductor on insulator wafer.
- the semiconductor on insulator wafer comprises a device region and a buried insulator.
- the gate is formed on a top side of the device region.
- the device region is less than 100 nanometers thick.
- the semiconductor device also comprises a deposited layer located: (i) in an excavated region of the buried insulator; (ii) on a back side of the device region; and (iii) along a vertical edge of a remaining region of the buried insulator.
- a vertical edge of the gate is aligned to the vertical edge of the remaining region of the buried insulator within a margin of error.
- the margin of error is less than 80 nanometers.
- FIG. 2 illustrates a semiconductor on insulator (SOI) structure 200 that includes semiconductor on insulator wafer 201 , contact layer 202 , and metallization layers 203 .
- the SOI wafer 201 in turn comprises substrate 204 , insulator layer 205 , and active device layer 206 .
- Substrate 204 can be a semiconductor material such as silicon.
- Insulator layer 205 can be a dielectric such as silicon dioxide formed through the oxidation of substrate 204 .
- Active device layer 206 can include transistors that conduct the signal processing or power operations of device 200 .
- gate 207 serves as the gate for a transistor having a channel in active device layer 206 immediately below gate 207 .
- Active device layer 206 is coupled to metallization layers 203 via contact layer 202 . These layers can include a combination of dopants, dielectrics, polysilicon, metal wiring, passivation, and other layers, materials or components that are present after circuitry has been formed therein.
- the circuitry may include metal wiring, passive devices such as resistors, capacitors, and inductors; and active devices such as transistors and diodes.
- the “top” of SOI structure 200 references a top surface 208 while the “bottom” of SOI structure 200 references a bottom surface 209 .
- This orientation scheme persists regardless of the relative orientation of the SOI structure 200 to other frames of reference, and the removal of layers from, or the addition of layers to the SOI structure 200 . Therefore, the active layer 206 is always “above” the insulator layer 205 .
- a vector originating in the center of active layer 206 and extending towards the bottom surface 209 will always point in the direction of the “back side” of the SOI structure 200 regardless of the relative orientation of the SOI structure 200 to other frames of references, and the removal of layers from, or the addition of layers to the 501 structure 200 .
- FIG. 1 illustrates a self-aligned implant for forming the source and drain of a transistor.
- FIG. 2 illustrates a semiconductor on insulator structure
- FIG. 3 illustrates a flow chart of a process for producing a semiconductor device with self-aligned back side features.
- FIG. 4 a - e illustrate a semiconductor structure at various stages of the process described with reference to FIG. 3 .
- FIG. 5 illustrates the effect of a self-aligned back side strain layer on the channel of a transistor.
- FIG. 6 illustrates a flow chart of a process for producing a semiconductor device with a dual gate transistor and self-aligned back side features.
- FIG. 7 a - e illustrate a semiconductor structure at various stages of the process described with reference to FIG. 6 .
- Active device layer 206 of semiconductor on insulator (SOI) structure 200 is a critical region in terms of the performance of the semiconductor device of which structure 200 is a part.
- SOI semiconductor on insulator
- efforts need to be taken to protect the device layer from processing steps that introduce excessive variation into the active layer.
- it is generally beneficial to not disrupt the interface between active device layer 206 and insulator layer 205 .
- the interruption of this interface may create dangling bonds that will alter the relationship of the voltage in the gate electrode of gate 207 to the current in the channel region, and may deleteriously degrade the mobility of carries in the channel resulting in a device that cannot operate at high frequency.
- benefits can arise from patterning the insulator layer 205 from the back side such that different materials can be placed in close proximity to the channel of an active device without overly disrupting the active layer.
- thermal dissipation layers can be placed in close proximity to the channel regions of active devices in active device layer 206 to channel heat away from the active devices.
- strain layers can be deposited in close proximity to the channel regions of the active devices to enhance the mobility of carriers in the channel.
- electrical contacts can be formed through a patterned insulator that need to be aligned with contact regions that lie in or above active device layer 206 .
- a method for producing a semiconductor structure with self-aligned back side features can be described with reference to the flow chart in FIG. 3 and the structure cross sections in FIGS. 4 a - e .
- the process of FIG. 3 begins with step 301 in which a gate is formed on an SOI wafer.
- the gate can be the gate of a field effect transistor (FET) which can be a metal-oxide-semiconductor (MOS) FET or an insulated gate bipolar junction transistor (IGBT).
- FET field effect transistor
- MOS metal-oxide-semiconductor
- IGBT insulated gate bipolar junction transistor
- the gate could also be the gate of any kind of FET including a FinFET, lateral diffusion MOS (LDMOS), or a vertical device.
- the active layer may provide a channel for fully depleted (FD) FETand may serve as an ultrathin body region for such a device.
- the gate will generally include an insulator and a gate electrode.
- the gate insulator could be silicon dioxide and the gate electrode could be a layer of polysilicon formed on the gate insulator.
- the gate electrode could also comprise a metal, such as copper, tungsten, or molybdenum, or a metal silicide.
- the gate could also include additional insulators or layers of passivation to isolate the gate.
- the gate could include sidewall spacers covering the gate stack in a vertical direction, and could include a gate cap covering the gate stack in a lateral direction opposite the gate insulator.
- the gate could also include a layer of photoresist or some other form of hard mask used to form the gate stack from layers of material with greater lateral extents than the final gate stack. These layers could be permanent features of the gate or they could be temporary layers that are removed before the device is finalized.
- SOI structure 400 in FIG. 4 a includes SOI wafer 401 having substrate 405 , buried insulator layer 406 , and active device layer 407 .
- substrate 405 can comprise a semiconductor such as silicon or an insulator such as sapphire. In situations where substrate 405 is an insulator, there may not be a distinction between buried insulator layer 406 and substrate 405 .
- Buried insulator layer 406 could also be formed through the implantation of ions into a donor wafer, and substrate 405 could also be a handle wafer used to steady active device layer 407 as it is separated from that donor wafer.
- buried insulator layer 405 could comprise silicon dioxide formed through the oxidation of substrate 405 .
- active device layer 407 can be formed through epitaxy.
- buried insulator layer 406 can be formed in a uniform substrate through the application of a SIMOX process. Regardless of the particular process used to prepare SOI wafer 401 , buried insulator layer 406 can be referred to as a buried insulator because it is covered on a top side by active device layer 407 and covered on its back side by substrate 405 .
- the term buried insulator can be used to describe this layer even if the substrate or active layers are removed to expose the insulator (i.e., the term “buried” refers to the physical region regardless of whether or not it remains buried in a finished device).
- SOI structure 400 in FIG. 4 a further illustrates gate 408 formed on the top side of the device region.
- gate 408 comprises three layers of material.
- Gate insulator 409 covers a portion of active device region 407 that will serve as the channel of a device formed in the active device region 407 .
- Gate insulator 409 is covered by gate electrode 410 .
- gate 408 also includes a layer of photoresist 411 that covers gate electrode 410 .
- gate 408 might not include this additional layer, and the layer may or may not be a permanent feature of gate 408 .
- photoresist 411 is removed from gate stack 408 before the device is finalized.
- photoresist 411 could also be replaced in the figure with a dielectric that will serve as a mask and as a permanent portion of the gate.
- Process 300 continues with step 302 in which a treatment is applied to the SOI wafer using the gate as a mask.
- the treatment forms a treated insulator region in the buried insulator layer.
- the treatment is applied to the top side of the SOI wafer.
- the treatment could comprise the diffusion of dopant ions into the active layer and buried insulator.
- the treatment could comprise an ion implant to dope the buried insulator layer.
- the treatment uses the gate as a mask such that the treatment is effectively self-aligned.
- the gate could be used as either a negative or positive mask such that the treated insulator region could be formed in the buried insulator layer below the gate, or outside the lateral scope of the gate.
- the treatment could be applied in a wafer level process such that multiple gates on multiple devices would provide the pattern for the treated insulator layer.
- the first exposure would prime the insulator layer that was outside the lateral scope of the gate to withstand a second processing step meant to ultimately form the treated insulator region within the lateral scope of the gate.
- the treatment will be a self-aligned ion implant into a buried oxide layer of a silicon on oxide wafer to form a doped region of the buried oxide that is aligned with, but outside the lateral scope of, the channels of the wafer.
- SOI structure 400 in FIG. 4 a further illustrates ion bombardment 412 which is directed to the top side of SOI wafer 401 using gate 408 as a mask.
- the ion bombardment could involve the implantation of dopant ions into buried insulator layer 406 .
- the energy of the ion bombardment could be tuned to focus its effect on the insulator layer 406 while minimizing damage to active device layer 407 .
- the ion bombardment could also be tuned to only affect a portion of buried insulator layer 406 such that the treated insulator region would be distinguishable from the untreated insulator region in both a lateral and vertical dimension.
- the treated insulator region could be positioned towards the back side of buried insulator layer 406 such that the treated insulator region was below portions of untreated insulator as well as to the left and right of untreated insulator.
- Ion bombardment 412 could comprise various ion implant species.
- the bombardment could comprise boron, phosphorous, or arsenic.
- the ion bombardment 412 could comprise dopant ions having a lower atomic weight than carbon and greater than lithium.
- ion bombardment 412 will be conducted through regions of a silicon active device layer that may ultimately form the source and drain regions of a FET or the emitter of an IGBT.
- the dopant ions can be chosen to minimize damage to these regions. While dopant ions that have low atomic weights are less likely to damage the active layer as they pass through, they are also less likely to be effective in treating the buried insulator to the extent that it can be selectively processed. Dopant ions with atomic weights that are less than carbon, but greater than lithium, are less likely to damage the active region as they pass through, while at the same time retaining their efficacy as the creators of a treated insulator region.
- Process 300 continues with step 303 in which a portion of the substrate is removed.
- the substrate is removed from the back side of the SOI wafer to expose the buried insulator layer.
- the substrate can be removed by a grinding process and may involve the application of a chemical-mechanical polish (CMP) processing step.
- CMP chemical-mechanical polish
- the substrate could be removed in a single step or a multiple step process.
- a rapid grind could be applied to remove a majority of the substrate, while a slower process with higher selectivity to the buried insulator, such as a wet etch, could be applied as a second step.
- the wafer may be held in place by a vacuum chuck or an alternative handler such that the back side of the SOI wafer could be readily accessed.
- the SOI wafer could be held in place by a handle wafer attached to the top side of the SOI wafer.
- Process 300 can include an addition step 304 in which a handle wafer is bonded to the 501 wafer after the treatment is applied to the 501 wafer in step 302 .
- the handle wafer can be bonded to the top side of the SOI wafer.
- the bond can be a permanent bond or a temporary bond. In situations where the bond is temporary, the SOI wafer may be transferred to another permanent handle wafer at a later time.
- the handle wafer can provide a stabilizing force to the active device layer of the SOI wafer while the substrate is removed in step 303 .
- the handle wafer can serve as a permanent feature of the overall SOI structure such that the handle wafer continues to provide a stabilizing force to the active device layer after the substrate is removed.
- the handle wafer can comprise a trap rich layer as described in commonly assigned U.S. Pat. No. 8,466,036 and its related patents.
- the handle wafer can also comprise additional active or passive devices that can be electrically coupled to the active device layer of the SOI wafer.
- SOI structure 420 in FIG. 4 b illustrates SOI wafer 401 after treated insulator region 421 has been formed in buried insulator layer 406 .
- SOI structure 420 further illustrates how SOI wafer 401 has been bonded to handle wafer 422 and subsequently inverted for back side processing.
- Handle wafer 422 can be bonded to SOI wafer 401 using a permanent or temporary bond.
- Handle wafer 422 can comprise a trap rich layer and can additionally be comprised entirely of a trap rich material.
- mask 411 has been removed from the gate 408 at this point in the process. However, as stated previously, mask 411 may comprise a permanent portion of the device.
- Active device layer 407 is illustrated with contacts 423 connecting it to the handle wafer 422 .
- contacts 423 are merely representative of the additional processing that SOI wafer 401 will undergo prior to the bonding of handle wafer 422 .
- active device layer 407 can be connected to circuitry in handle wafer 422 , the contacts may also connect to metallization layers meant to route signals solely within SOI wafer 401 .
- Various additional layers can be added to 501 wafer 401 to lie in-between active layer 406 and handle wafer 422 . These layers can include metallization for routing signals between active devices in active device layer 406 .
- the number of steps that lie between different approaches that are in accordance with cross sections 400 and 420 can include any kind of processing associated with variant technologies such as CMOS or BiCMOS.
- CMOS or BiCMOS complementary metal-oxide-se
- standard CMOS fabrication will continue after step 302 and continue up to the deposition of inter-level dielectric, at which point step 304 can be executed.
- any number of additional wafers may be added to the top side of the SOI wafer before step 304 is executed.
- These additional wafers can contain trap rich layers and may also include additional passive and active circuitry that can be coupled to the circuitry in active device layer 407 using direct metal contacts, through silicon vias (TSVs), or similar structures.
- TSVs through silicon vias
- SOI structure 440 in FIG. 4 c illustrates the SOI wafer after substrate 405 has been removed.
- substrate 405 has been completely removed from the back side of SOI wafer 401 to thereby expose treated insulator region 421 .
- the substrate can also be removed in a patterned fashion.
- the substrate might only be removed below certain regions of an overall die such as the regions in which active devices will ultimately be formed.
- the substrate might only be removed below certain features such as the regions that lie directly below the gates such as gate 408 .
- the substrate can be partially removed such that a remaining portion of the substrate continues to provide a stabilizing force to active device layer 407 as the substrate is removed.
- the remaining portion of the substrate could also provide a stabilizing force to active device layer 407 in a final device.
- a handle wafer might not be needed, or a handle wafer might only be required while the substrate is partially removed, but the remaining substrate could provide the required stabilizing force to the active device layer in a final device.
- Process 300 continues with step 305 in which the treated insulator region is selectively removed from the buried insulator layer.
- the removal of the treated insulator region from the insulator layer forms a remaining insulator region.
- the remaining insulator region will be aligned to the gate and lie under the active region of the SOI structure underneath the gate.
- a benefit of this approach is that the insulator region is thereby patterned without the need for an additional mask.
- the insulator can be removed in step 305 using any process that is selective to the treated insulator region.
- the removal process is linked to the treatment applied in step 302 .
- the treatment could be the implantation of boron ions into a buried insulator layer comprising silicon dioxide to form a doped oxide
- the removal process could be a hydrofluoric etch delivered in vapor form that would remove the doped oxide and leave the untreated silicon dioxide in place.
- the selective removal process could comprise a wet hydrofluoric etch or a vapor hydrofluoric etch.
- the insulator could alternatively be removed using a plasma etch.
- SOI structure 460 in FIG. 4 d illustrates SOI wafer 401 after treated insulator region 421 has been removed.
- the resulting structure includes a self-aligned feature of remaining insulator 461 on the back side of a channel in active region 407 .
- the original SOI insulator layer has been removed from other portions of the wafer while it remains underneath the gates that were used to pattern the treatment applied in step 302 . As shown, the remaining insulator and the gate are both in contact with a channel formed in the device region.
- remaining insulator region 461 may be thinner in both a lateral and vertical dimension than the original insulator region.
- step 302 an informed selection of the treatment to apply in step 302 and a removal process for step 305 that are both based on the material that comprises the original buried insulator layer, will lead to a highly selective removal process that contributes to the reliable alignment of the remaining insulator region 461 to the channel of devices in active region 407 .
- the selective removal process in step 305 will result in a negative pattern to that of the treatment applied in step 302 .
- the entire insulator region could undergo a second treatment after being exposed by the removal of the substrate, and then be acted upon by a selective removal process such that only the insulator region that was treated in step 302 would remain.
- the first treatment serves to counteract the effect of the second treatment such that only those portions of the insulator that did not receive the first treatment would remain after the application of the selective removal process.
- SOI structure 460 illustrates treated insulator region 421 as having been completely removed in certain places
- the treated insulator region could instead by removed to various degrees at different points along the lateral expanse of the back side of the SOI structure.
- the treatment from step 302 could be targeted to a specific depth of the buried insulator region such that treated insulator region 421 did not extend through the entire vertical expanse of the original buried insulator.
- step 305 could result in only half of the insulator region being removed at specific points in the overall pattern such that remaining insulator region 461 would be a raised plateau surrounded by an expanse of thinned remaining insulator.
- Process 300 continues with step 306 in which a layer is deposited.
- the layer can be deposited on the back side of the SOI wafer.
- the layer can be formed on the remaining insulator region.
- the layer can be deposited via a blanket deposition or it can be a targeted deposition.
- the deposition step can use a mask, or it can rely only on the pattern formed by the remaining insulator region.
- the deposition can include a chemical enhanced vapor deposition (CVD), plasma enhanced CVD, atomic layer deposition (ALD), dielectric spin or sprat coating, or a high density plasma deposition (HDP).
- the layer could be formed by bringing the SOI wafer into contact with a conforming layer of material that would conform to the shape of the remaining insulator region. The conforming layer could be brought into contact using an additional wafer.
- Cross section 480 in FIG. 4 e illustrates the 501 wafer after layer 481 has been deposited on the back side of the wafer. Although only a single layer is illustrated, multiple layers can be deposited on the SOI wafer to achieve various results. In the illustrated example, removal of the treated insulator region exposed the device region 407 , and the formation of layer 481 comprised a blanket deposition of material on the remaining insulator region 461 and the device region 407 . In the illustrated example, the deposition was directed to the back side of the SOI wafer. Layer 481 could comprise a strain layer, a thermal dissipation layer, or any other region of material that would benefit from being patterned to surround the channels of active device in device region 407 .
- gate 408 could have a negative pattern relationship with the remaining insulator region such that the insulator was removed from beneath the channels but left in place in other regions of the structure.
- the deposited layer could be an electrically insulating thermal dissipation layer. This approach would carry the benefit of placing the heat dissipation layer as close as possible to the heat generating channels of the active devices. However, these approaches would be accompanied by the risk of damage to the delicate channels of active devices in layer 407 unless specific tolerances were selected for the processing steps involved with the selective removal of the insulator, and the deposition of layer 481 .
- FIG. 5 displays a cross section 500 of a transistor in an SOI device that has been processed in accordance with the procedure described with reference to FIG. 3 .
- Cross section 500 includes gate 408 which was formed on the SOI wafer.
- the gate includes gate electrode 501 and gate insulator 502 .
- the cross section also illustrates channel region 503 that is associated with gate 408 , and that is in contact with both the remaining insulator region 461 and the gate 408 .
- the gate 408 is formed on a top side of device region 407 .
- layer 481 is located in an excavated region of the buried insulator 504 , on a back side of active device region 407 , and along a vertical edge of the remaining insulator region 461 .
- the vertical edge of gate 408 can be reliably aligned to the vertical edge of remaining insulator 461 within a margin of error that is constrained by the thickness of active device layer 407 , the species and implant energy of any ions used to treat the insulator layer, the concentration doping concentration of the treated insulator region, and post implant thermal conditions that may alter the extent of the treated insulator region. As active device layer 407 decreases in thickness, the margin of error increases.
- the margin of error increases. As the doping concentration of the treated insulator region increases, the margin of error decreases. Based on simulations, approaches described with reference to FIG. 3 can provide reliable alignment of the gate 408 and the remaining insulator 461 to within a margin of error of less than 80 nanometers for a device region that is less than 100 nanometers thick. Notably, process 300 can achieve reliable alignment even when the ultimate device comprises fully depleted SOI devices with particularly thin active layers. The channel region 503 in these situations would comprise an ultra-thin body region.
- layer 481 can be a strain inducing layer.
- the strain inducing layer can be a compressive or tensile film.
- the strain inducing layer can also induce strain in active device layer 407 through a lattice mismatch effect.
- the strain inducing layer 481 could comprise silicon germanium while active device layer 407 comprised silicon in which case the mismatch of the two materials would induce strain in active device layer 407 .
- the strain inducing layer can enhance the mobility of carriers in the device by inducing strain 505 in channel region 503 .
- Strain layer 481 enhances the mobility of carriers in channel region 503 , and thereby enhances the performance of devices formed in device layer 407 .
- a strain layer benefits from being more closely aligned with the channel region because it is thereby able to more directly exert stain on the devices while at the same time not directly overlapping the channel region and deleteriously altering the behavior of the device.
- the gate could be used as either a negative or positive mask such that the treated insulator region could be formed in the insulator layer below the gate, or outside the lateral scope of the gate.
- the strain induced by the strain layer can also be considered to exhibit a negative or positive strain in that the deposited film can be compressive or tensile respectively. Notably, this characteristic of the film can be independent of the pattern on which the film is applied.
- the combination of independently positive or negative straining films with positive or negative patterns creates the potential for four different configurations that produce two different strain profiles (i.e., a negative film with a negative pattern creates a positive strain, both negative and positive combinations create a negative strain, and a positive film with a negative pattern creates a positive strain).
- This ability to achieve a given strain profile using different combinations provides a degree of freedom to the designer in that certain kinds of insulator treatment or strain layer materials can be avoided for cost or concerns regarding technical feasibility.
- layer 481 also benefit from being tightly aligned to gate 408 .
- thermal dissipation layers benefit from being closely aligned to the channel region in order to minimize the distance through which the heat must diffuse before being efficiently removed from the device.
- step 306 additional processing steps can be conducted to connect to the circuitry in active device layer 407 as well as to package the final device.
- the deposited layer could be patterned and etched to form contacts to devices in active device layer 407 to allow external connect.
- back side metallization can be formed on the back side of the SOI wafer to provide for interconnection between different circuit components in device layer 407 .
- the back side metallization may be used to connect a transistor to another transistor, a transistor to a diode, or a transistor to a passive component.
- FIG. 6 illustrates method 600 which continues method 300 at step 303 .
- steps 301 - 304 can be conducted as described above.
- method 600 is intended to operate on a wafer with an alternative structure to that which was described previously.
- Method 600 produces a self-aligned dual gate device.
- SOI structure 700 in FIG. 7 a illustrates an SOI wafer 701 that can be processed in accordance with method 600 .
- the starting wafer comprises many of the features of SOI wafer 401 , and differs mainly in that substrate 702 is associated with not only buried insulator layer 406 and active device layer 407 , but a second active layer 703 and a second buried insulator layer 704 . As show in FIG.
- gate 408 is used as a mask for the implantation of dopant ions into SOI wafer 701 .
- the ion implant, or other treatment used in method 600 must be controlled to pass through second buried insulator layer 704 to instead treat buried insulator region 406 and form treated insulator region 705 .
- the formation of treated insulator region 705 leaves untreated insulator region 706 in its original state.
- FIG. 7 b illustrates SOI structure 720 as processing continues in a similar fashion to what was described with reference to FIG. 4 b .
- the SOI wafer has been inverted, and an optional handle wafer 422 has been bonded to the top of the wafer.
- handle wafer 422 may comprise a trap rich layer.
- FIG. 7 c illustrates cross section 740 after substrate 702 has been removed.
- Method 600 continues with step 601 in which the treated insulator is removed from the buried insulator layer.
- An example of this processing step is illustrated by 501 structure 760 in FIG. 7 d .
- SOI structure 760 shows the SOI wafer after treated insulator region 705 has been removed such that only untreated insulator layer 706 remains. At this point in the process, active device layer 407 is exposed while second active layer 703 and second buried insulator layer 704 remain covered.
- Method 600 continues with either step 602 or 603 .
- step 602 a portion of the exposed device region is removed.
- the device region can be removed using remaining buried insulator 706 as a mask, or an additional mask may be used instead.
- the etchant used to etch device region 407 can perform an isotropic etch and may also involve a specific chemical etchant that is selective to second buried insulator 704 .
- step 603 a layer of material is deposited on the back side of the wafer. Step 603 can be conducted in accordance with any of the variations of step 306 discussed above.
- FIG. 7 e illustrates 501 structure 780 which shows SOI wafer 701 after a portion of device region 407 has been removed to form remaining device region 781 , and a layer 481 has been deposited on the back side of the wafer.
- the remaining device region 781 serves as an additional gate electrode for a channel formed in second device region 703 while second buried insulator 704 serves as the gate insulator for the additional gate.
- the resulting structure comprises a self-aligned DG-FET.
- gate 408 contacts second device region 703 and is associated with a channel formed in second device region 703 .
- the remaining device region 781 servers as a second gate electrode for the same channel, and the remaining buried insulator 706 serves to isolate and shield remaining device region 781 .
- Insulator layer 406 in FIGS. 7 a - e is thicker than second insulator layer 704 to illustrate certain benefits that accrue to such a structure.
- the thickness of insulator layer 406 makes it an easier target for implantation.
- the thickness of a gate insulator is inversely proportional to certain figures of merit associated with the transistor—such as its transconductance. Since insulator layer 704 will serve as a gate insulator for the additional gate, it is beneficial to make insulator layer 704 relatively thin. Therefore, when used with an ion implantation treatment, process 600 is particularly amenable to the creation of a high performance DG-FET.
- the dual gate structure illustrated in FIG. 7 e benefits greatly from the degree of alignment provided by process 300 and 600 in that misaligned gates in a DG-FET can result in extra capacitance and a commensurate loss of current drive.
- the speed and power dissipation of a DG-FET is substantially lower than that of a single gate FET. Therefore, the creation of a dual gate structure according to a self-aligned process, such as process 600 , can produce a superior transistor to approaches in which a separate mask is used to create additional gate electrode 781 .
- the process of FIGS. 3 and 6 can reliably align the dual gates of the DG-FET with similar constraints to what was discussed above.
- the thickness of the buried insulator is also a constraint on the reliability of the alignment because the implant is through both the buried insulator and the top active region.
- approaches described with reference to FIGS. 3 and 6 can provide reliable alignment of the gate 408 and remaining device region 781 to within a margin of error of less than 70 nanometers for a device region that is less than 80 nanometers thick with a buried insulator thickness of 10 nanometers.
- process 300 can achieve reliable alignment even when the ultimate device comprises fully depleted SOI devices with particularly thin active layers.
- the channel region 503 in these situations would comprise an ultra-thin body region.
- Deposited layer 481 can take on any of the characteristics described above with reference to FIGS. 4 e and 5 .
- deposited layer 481 can be a strain layer that enhances the mobility of carriers in the channel formed in second device layer 704 .
- the film can be compressive or tensile.
- Layer 481 can also be a thermal dissipation layer.
- SOI structure 780 can undergo additional processing steps to connect to circuitry in active layer 703 .
- SOI structure 780 can undergo additional processing steps to connect gate electrode 781 to circuitry in different wafers, on a package, or to circuitry in active layer 703 .
- gate electrode 781 could be connected to the same circuitry as the gate electrode of gate 408 .
- any feature to which back side alignment is desired could be used to pattern the applied treatment.
- the material used to define the feature could be used as a mask itself, or the actual mask used to pattern that feature can be used as the mask for the initial treatment.
- the mask used to pattern TSVs in the SOI wafer could also be used to apply a treatment to the insulator. Such an approach would be useful in situations where the TSVs were intended to be connected through the back side insulator.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Crystallography & Structural Chemistry (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- High Energy & Nuclear Physics (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Materials Engineering (AREA)
- Thin Film Transistor (AREA)
Abstract
Description
- The production of semiconductor devices at decreasing geometries and at lower costs has long been recognized as one of the key contributing factors to the widespread benefits of the digital age. The cost of a semiconductor device is set largely by the size of the substrate, the cost of materials that are consumed as the substrate is processed, and by the amount of capital overhead that is assignable to each part. The first two contributors to cost can be reduced by decreasing the size of the device, and by utilizing readily available materials. Capital overhead costs can be decreased by using readily available manufacturing equipment, and through the development of processing techniques that eliminate the need for more exotic equipment and reduce the time it takes to build each device. These processing techniques are sometimes associated with distinctive manufacturing features that provide evidence of how the device was made.
- A self-aligned gate is a manufacturing feature that is indicative of a particular processing technique that can be described with reference to
FIG. 1 .Semiconductor wafer 100 comprises asubstrate 101 covered bygate 102. As illustrated,gate 102 includes aphotomask 103, agate electrode 104, and agate insulator 105. At this point in the process,photomask 103 has been used to create the gate stack. In other words,gate electrode 104 andgate insulator 105 previously had additional portions such that they extended lateral across the surface ofsubstrate 101. Photomask 103 was then used to shield the gate stack while those additional portions were removed. Oncegate 102 has been formed,photomask 103 can be put to use in another processing step. As illustrated inFIG. 1 ,gate 102 can serve as a mask to shieldchannel 107 whilewafer 100 is exposed to a diffusion ofdopants 108. As a result,photomask 103 can be used to not only form the gate stack, but also to create the source and drain regions of thetransistor 109. Therefore, a different mask is not required for the creation ofgate stack 102 and source anddrain regions 109. - In addition to reducing the number of processing steps required, a self-aligned gate process produces an additional benefit in that the resulting device has superior characteristics when compared to devices formed according to certain alternative processing methodologies. The performance of a transistor is directly impacted by the interdependence of the gate, channel, source, and drain regions of the transistor. In particular, it is important to tightly control the location of the source-channel and drain-channel junctions relative to the gate of the transistor. As the same mask is used to form both the gate stack and the source and drain regions in a self-aligned gate process, errors resulting from the misalignment of two different masks are eliminated. The self-aligned gate process therefore provides for both a more cost effective and functionally superior device.
- In one embodiment, a method comprises forming a gate on a semiconductor on insulator wafer. The semiconductor on insulator wafer comprises a device region, a buried insulator, and a substrate. The method also comprises applying a treatment to the semiconductor on insulator wafer using the gate as a mask. The treatment creates a treated insulator region in the buried insulator. The method also comprises removing at least a portion of the substrate. The method also comprises selectively removing the treated insulator region from the buried insulator to form a remaining insulator region after removing the portion of the substrate.
- In another embodiment, a method comprises forming a gate on a semiconductor on insulator wafer. The semiconductor on insulator wafer comprises a device region, a buried insulator, and a substrate. The exemplary method further comprises applying a treatment to the semiconductor on insulator wafer using the gate as a mask. The treatment creates a treated insulator region in the buried insulator. The exemplary method also comprises removing at least a portion of the substrate. The exemplary method also comprises, selectively removing the treated insulator region from the buried insulator to form a remaining insulator region after removing that portion of the substrate.
- In another embodiment, a semiconductor device comprises a gate formed on a semiconductor on insulator wafer. The semiconductor on insulator wafer comprises a device region and a buried insulator. The gate is formed on a top side of the device region. The device region is less than 100 nanometers thick. The semiconductor device also comprises a deposited layer located: (i) in an excavated region of the buried insulator; (ii) on a back side of the device region; and (iii) along a vertical edge of a remaining region of the buried insulator. A vertical edge of the gate is aligned to the vertical edge of the remaining region of the buried insulator within a margin of error. The margin of error is less than 80 nanometers.
-
FIG. 2 illustrates a semiconductor on insulator (SOI)structure 200 that includes semiconductor oninsulator wafer 201,contact layer 202, andmetallization layers 203. TheSOI wafer 201 in turn comprisessubstrate 204,insulator layer 205, andactive device layer 206.Substrate 204 can be a semiconductor material such as silicon.Insulator layer 205 can be a dielectric such as silicon dioxide formed through the oxidation ofsubstrate 204.Active device layer 206 can include transistors that conduct the signal processing or power operations ofdevice 200. As drawn,gate 207 serves as the gate for a transistor having a channel inactive device layer 206 immediately belowgate 207.Active device layer 206 is coupled tometallization layers 203 viacontact layer 202. These layers can include a combination of dopants, dielectrics, polysilicon, metal wiring, passivation, and other layers, materials or components that are present after circuitry has been formed therein. The circuitry may include metal wiring, passive devices such as resistors, capacitors, and inductors; and active devices such as transistors and diodes. - As used herein and in the appended claims, the “top” of
SOI structure 200 references atop surface 208 while the “bottom” ofSOI structure 200 references abottom surface 209. This orientation scheme persists regardless of the relative orientation of theSOI structure 200 to other frames of reference, and the removal of layers from, or the addition of layers to theSOI structure 200. Therefore, theactive layer 206 is always “above” theinsulator layer 205. In addition, a vector originating in the center ofactive layer 206 and extending towards thebottom surface 209 will always point in the direction of the “back side” of theSOI structure 200 regardless of the relative orientation of theSOI structure 200 to other frames of references, and the removal of layers from, or the addition of layers to the 501structure 200. -
FIG. 1 illustrates a self-aligned implant for forming the source and drain of a transistor. -
FIG. 2 illustrates a semiconductor on insulator structure. -
FIG. 3 illustrates a flow chart of a process for producing a semiconductor device with self-aligned back side features. -
FIG. 4a-e illustrate a semiconductor structure at various stages of the process described with reference toFIG. 3 . -
FIG. 5 illustrates the effect of a self-aligned back side strain layer on the channel of a transistor. -
FIG. 6 illustrates a flow chart of a process for producing a semiconductor device with a dual gate transistor and self-aligned back side features. -
FIG. 7a-e illustrate a semiconductor structure at various stages of the process described with reference toFIG. 6 . - Reference now will be made in detail to embodiments of the disclosed invention, one or more examples of which are illustrated in the accompanying drawings. Each example is provided by way of explanation of the present technology, not as a limitation of the present technology. In fact, it will be apparent to those skilled in the art that modifications and variations can be made in the present technology without departing from the spirit and scope thereof. For instance, features illustrated or described as part of one embodiment may be used with another embodiment to yield a still further embodiment. Thus, it is intended that the present subject matter covers all such modifications and variations within the scope of the appended claims and their equivalents.
-
Active device layer 206 of semiconductor on insulator (SOI)structure 200 is a critical region in terms of the performance of the semiconductor device of whichstructure 200 is a part. In order to create active devices with a desired characteristic, efforts need to be taken to protect the device layer from processing steps that introduce excessive variation into the active layer. For example, it is generally beneficial to not disrupt the interface betweenactive device layer 206 andinsulator layer 205. In particular, in the region ofactive device layer 206 in which a channel is to be formed, the interruption of this interface may create dangling bonds that will alter the relationship of the voltage in the gate electrode ofgate 207 to the current in the channel region, and may deleteriously degrade the mobility of carries in the channel resulting in a device that cannot operate at high frequency. However, benefits can arise from patterning theinsulator layer 205 from the back side such that different materials can be placed in close proximity to the channel of an active device without overly disrupting the active layer. For example, thermal dissipation layers can be placed in close proximity to the channel regions of active devices inactive device layer 206 to channel heat away from the active devices. As another example, strain layers can be deposited in close proximity to the channel regions of the active devices to enhance the mobility of carriers in the channel. As a further example, electrical contacts can be formed through a patterned insulator that need to be aligned with contact regions that lie in or aboveactive device layer 206. - A method for producing a semiconductor structure with self-aligned back side features can be described with reference to the flow chart in
FIG. 3 and the structure cross sections inFIGS. 4a-e . The process ofFIG. 3 begins withstep 301 in which a gate is formed on an SOI wafer. The gate can be the gate of a field effect transistor (FET) which can be a metal-oxide-semiconductor (MOS) FET or an insulated gate bipolar junction transistor (IGBT). The gate could also be the gate of any kind of FET including a FinFET, lateral diffusion MOS (LDMOS), or a vertical device. The active layer may provide a channel for fully depleted (FD) FETand may serve as an ultrathin body region for such a device. The gate will generally include an insulator and a gate electrode. For example, the gate insulator could be silicon dioxide and the gate electrode could be a layer of polysilicon formed on the gate insulator. The gate electrode could also comprise a metal, such as copper, tungsten, or molybdenum, or a metal silicide. The gate could also include additional insulators or layers of passivation to isolate the gate. For example, the gate could include sidewall spacers covering the gate stack in a vertical direction, and could include a gate cap covering the gate stack in a lateral direction opposite the gate insulator. Finally, the gate could also include a layer of photoresist or some other form of hard mask used to form the gate stack from layers of material with greater lateral extents than the final gate stack. These layers could be permanent features of the gate or they could be temporary layers that are removed before the device is finalized. -
SOI structure 400 inFIG. 4a includesSOI wafer 401 havingsubstrate 405, buriedinsulator layer 406, andactive device layer 407. As mentioned previously,substrate 405 can comprise a semiconductor such as silicon or an insulator such as sapphire. In situations wheresubstrate 405 is an insulator, there may not be a distinction between buriedinsulator layer 406 andsubstrate 405. Buriedinsulator layer 406 could also be formed through the implantation of ions into a donor wafer, andsubstrate 405 could also be a handle wafer used to steadyactive device layer 407 as it is separated from that donor wafer. In situations wheresubstrate 405 is silicon, buriedinsulator layer 405 could comprise silicon dioxide formed through the oxidation ofsubstrate 405. In these situations,active device layer 407 can be formed through epitaxy. Alternatively, buriedinsulator layer 406 can be formed in a uniform substrate through the application of a SIMOX process. Regardless of the particular process used to prepareSOI wafer 401, buriedinsulator layer 406 can be referred to as a buried insulator because it is covered on a top side byactive device layer 407 and covered on its back side bysubstrate 405. The term buried insulator can be used to describe this layer even if the substrate or active layers are removed to expose the insulator (i.e., the term “buried” refers to the physical region regardless of whether or not it remains buried in a finished device). -
SOI structure 400 inFIG. 4a further illustratesgate 408 formed on the top side of the device region. As illustrate,gate 408 comprises three layers of material.Gate insulator 409 covers a portion ofactive device region 407 that will serve as the channel of a device formed in theactive device region 407.Gate insulator 409 is covered bygate electrode 410. In this particular example,gate 408 also includes a layer ofphotoresist 411 that coversgate electrode 410. However, as mentioned previously,gate 408 might not include this additional layer, and the layer may or may not be a permanent feature ofgate 408. In the illustrated example,photoresist 411 is removed fromgate stack 408 before the device is finalized. However,photoresist 411 could also be replaced in the figure with a dielectric that will serve as a mask and as a permanent portion of the gate. -
Process 300 continues withstep 302 in which a treatment is applied to the SOI wafer using the gate as a mask. The treatment forms a treated insulator region in the buried insulator layer. In specific approaches, the treatment is applied to the top side of the SOI wafer. For example, the treatment could comprise the diffusion of dopant ions into the active layer and buried insulator. As another example, the treatment could comprise an ion implant to dope the buried insulator layer. The treatment uses the gate as a mask such that the treatment is effectively self-aligned. However, the gate could be used as either a negative or positive mask such that the treated insulator region could be formed in the buried insulator layer below the gate, or outside the lateral scope of the gate. The treatment could be applied in a wafer level process such that multiple gates on multiple devices would provide the pattern for the treated insulator layer. In situations in which the gate acted as a negative mask, the first exposure would prime the insulator layer that was outside the lateral scope of the gate to withstand a second processing step meant to ultimately form the treated insulator region within the lateral scope of the gate. In a particular example, the treatment will be a self-aligned ion implant into a buried oxide layer of a silicon on oxide wafer to form a doped region of the buried oxide that is aligned with, but outside the lateral scope of, the channels of the wafer. -
SOI structure 400 inFIG. 4a further illustratesion bombardment 412 which is directed to the top side ofSOI wafer 401 usinggate 408 as a mask. The ion bombardment could involve the implantation of dopant ions into buriedinsulator layer 406. The energy of the ion bombardment could be tuned to focus its effect on theinsulator layer 406 while minimizing damage toactive device layer 407. The ion bombardment could also be tuned to only affect a portion of buriedinsulator layer 406 such that the treated insulator region would be distinguishable from the untreated insulator region in both a lateral and vertical dimension. In particular, the treated insulator region could be positioned towards the back side of buriedinsulator layer 406 such that the treated insulator region was below portions of untreated insulator as well as to the left and right of untreated insulator. -
Ion bombardment 412 could comprise various ion implant species. For example, the bombardment could comprise boron, phosphorous, or arsenic. In particular, theion bombardment 412 could comprise dopant ions having a lower atomic weight than carbon and greater than lithium. In specific approaches,ion bombardment 412 will be conducted through regions of a silicon active device layer that may ultimately form the source and drain regions of a FET or the emitter of an IGBT. As such, the dopant ions can be chosen to minimize damage to these regions. While dopant ions that have low atomic weights are less likely to damage the active layer as they pass through, they are also less likely to be effective in treating the buried insulator to the extent that it can be selectively processed. Dopant ions with atomic weights that are less than carbon, but greater than lithium, are less likely to damage the active region as they pass through, while at the same time retaining their efficacy as the creators of a treated insulator region. -
Process 300 continues withstep 303 in which a portion of the substrate is removed. In specific approaches, the substrate is removed from the back side of the SOI wafer to expose the buried insulator layer. The substrate can be removed by a grinding process and may involve the application of a chemical-mechanical polish (CMP) processing step. The substrate could be removed in a single step or a multiple step process. In particular, a rapid grind could be applied to remove a majority of the substrate, while a slower process with higher selectivity to the buried insulator, such as a wet etch, could be applied as a second step. Duringstep 303, the wafer may be held in place by a vacuum chuck or an alternative handler such that the back side of the SOI wafer could be readily accessed. Alternatively, the SOI wafer could be held in place by a handle wafer attached to the top side of the SOI wafer. -
Process 300 can include anaddition step 304 in which a handle wafer is bonded to the 501 wafer after the treatment is applied to the 501 wafer instep 302. The handle wafer can be bonded to the top side of the SOI wafer. The bond can be a permanent bond or a temporary bond. In situations where the bond is temporary, the SOI wafer may be transferred to another permanent handle wafer at a later time. The handle wafer can provide a stabilizing force to the active device layer of the SOI wafer while the substrate is removed instep 303. In addition, the handle wafer can serve as a permanent feature of the overall SOI structure such that the handle wafer continues to provide a stabilizing force to the active device layer after the substrate is removed. The handle wafer can comprise a trap rich layer as described in commonly assigned U.S. Pat. No. 8,466,036 and its related patents. The handle wafer can also comprise additional active or passive devices that can be electrically coupled to the active device layer of the SOI wafer. -
SOI structure 420 inFIG. 4b illustratesSOI wafer 401 after treatedinsulator region 421 has been formed in buriedinsulator layer 406.SOI structure 420 further illustrates howSOI wafer 401 has been bonded to handlewafer 422 and subsequently inverted for back side processing.Handle wafer 422 can be bonded toSOI wafer 401 using a permanent or temporary bond.Handle wafer 422 can comprise a trap rich layer and can additionally be comprised entirely of a trap rich material. As illustrated,mask 411 has been removed from thegate 408 at this point in the process. However, as stated previously,mask 411 may comprise a permanent portion of the device.Active device layer 407 is illustrated withcontacts 423 connecting it to thehandle wafer 422. However,contacts 423 are merely representative of the additional processing thatSOI wafer 401 will undergo prior to the bonding ofhandle wafer 422. Althoughactive device layer 407 can be connected to circuitry inhandle wafer 422, the contacts may also connect to metallization layers meant to route signals solely withinSOI wafer 401. - Various additional layers can be added to 501
wafer 401 to lie in-betweenactive layer 406 and handlewafer 422. These layers can include metallization for routing signals between active devices inactive device layer 406. The number of steps that lie between different approaches that are in accordance withcross sections step 302 and continue up to the deposition of inter-level dielectric, at whichpoint step 304 can be executed. In other approaches, any number of additional wafers may be added to the top side of the SOI wafer beforestep 304 is executed. These additional wafers can contain trap rich layers and may also include additional passive and active circuitry that can be coupled to the circuitry inactive device layer 407 using direct metal contacts, through silicon vias (TSVs), or similar structures. -
SOI structure 440 inFIG. 4c illustrates the SOI wafer aftersubstrate 405 has been removed. As illustrated,substrate 405 has been completely removed from the back side ofSOI wafer 401 to thereby expose treatedinsulator region 421. However, the substrate can also be removed in a patterned fashion. For example, the substrate might only be removed below certain regions of an overall die such as the regions in which active devices will ultimately be formed. As a further example, the substrate might only be removed below certain features such as the regions that lie directly below the gates such asgate 408. In particular, the substrate can be partially removed such that a remaining portion of the substrate continues to provide a stabilizing force toactive device layer 407 as the substrate is removed. The remaining portion of the substrate could also provide a stabilizing force toactive device layer 407 in a final device. In these approaches, a handle wafer might not be needed, or a handle wafer might only be required while the substrate is partially removed, but the remaining substrate could provide the required stabilizing force to the active device layer in a final device. -
Process 300 continues withstep 305 in which the treated insulator region is selectively removed from the buried insulator layer. The removal of the treated insulator region from the insulator layer forms a remaining insulator region. As the gate was used to pattern the treated insulator region, the remaining insulator region will be aligned to the gate and lie under the active region of the SOI structure underneath the gate. A benefit of this approach is that the insulator region is thereby patterned without the need for an additional mask. - The insulator can be removed in
step 305 using any process that is selective to the treated insulator region. Thus the removal process is linked to the treatment applied instep 302. As a particular example, the treatment could be the implantation of boron ions into a buried insulator layer comprising silicon dioxide to form a doped oxide, and the removal process could be a hydrofluoric etch delivered in vapor form that would remove the doped oxide and leave the untreated silicon dioxide in place. The selective removal process could comprise a wet hydrofluoric etch or a vapor hydrofluoric etch. In The insulator could alternatively be removed using a plasma etch. -
SOI structure 460 inFIG. 4d illustratesSOI wafer 401 after treatedinsulator region 421 has been removed. The resulting structure includes a self-aligned feature of remaininginsulator 461 on the back side of a channel inactive region 407. The original SOI insulator layer has been removed from other portions of the wafer while it remains underneath the gates that were used to pattern the treatment applied instep 302. As shown, the remaining insulator and the gate are both in contact with a channel formed in the device region. Depending on the selectivity of the removal process applied instep 305, remaininginsulator region 461 may be thinner in both a lateral and vertical dimension than the original insulator region. However, an informed selection of the treatment to apply instep 302 and a removal process forstep 305 that are both based on the material that comprises the original buried insulator layer, will lead to a highly selective removal process that contributes to the reliable alignment of the remaininginsulator region 461 to the channel of devices inactive region 407. - In alternative approaches, the selective removal process in
step 305 will result in a negative pattern to that of the treatment applied instep 302. In an alternative step, just prior to step 305, the entire insulator region could undergo a second treatment after being exposed by the removal of the substrate, and then be acted upon by a selective removal process such that only the insulator region that was treated instep 302 would remain. In these approaches, the first treatment serves to counteract the effect of the second treatment such that only those portions of the insulator that did not receive the first treatment would remain after the application of the selective removal process. - Although
SOI structure 460 illustrates treatedinsulator region 421 as having been completely removed in certain places, the treated insulator region could instead by removed to various degrees at different points along the lateral expanse of the back side of the SOI structure. As mentioned previously, the treatment fromstep 302 could be targeted to a specific depth of the buried insulator region such that treatedinsulator region 421 did not extend through the entire vertical expanse of the original buried insulator. For example, if the treatment fromstep 302 was targeted to just cover the back half of the insulator layer, the selective removal instep 305 could result in only half of the insulator region being removed at specific points in the overall pattern such that remaininginsulator region 461 would be a raised plateau surrounded by an expanse of thinned remaining insulator. -
Process 300 continues withstep 306 in which a layer is deposited. The layer can be deposited on the back side of the SOI wafer. The layer can be formed on the remaining insulator region. The layer can be deposited via a blanket deposition or it can be a targeted deposition. The deposition step can use a mask, or it can rely only on the pattern formed by the remaining insulator region. The deposition can include a chemical enhanced vapor deposition (CVD), plasma enhanced CVD, atomic layer deposition (ALD), dielectric spin or sprat coating, or a high density plasma deposition (HDP). Alternatively, the layer could be formed by bringing the SOI wafer into contact with a conforming layer of material that would conform to the shape of the remaining insulator region. The conforming layer could be brought into contact using an additional wafer. -
Cross section 480 inFIG. 4e illustrates the 501 wafer afterlayer 481 has been deposited on the back side of the wafer. Although only a single layer is illustrated, multiple layers can be deposited on the SOI wafer to achieve various results. In the illustrated example, removal of the treated insulator region exposed thedevice region 407, and the formation oflayer 481 comprised a blanket deposition of material on the remaininginsulator region 461 and thedevice region 407. In the illustrated example, the deposition was directed to the back side of the SOI wafer.Layer 481 could comprise a strain layer, a thermal dissipation layer, or any other region of material that would benefit from being patterned to surround the channels of active device indevice region 407. - In contrast to example illustrated in
FIG. 4e , but in accordance with examples mentioned previously,gate 408 could have a negative pattern relationship with the remaining insulator region such that the insulator was removed from beneath the channels but left in place in other regions of the structure. In these examples, the deposited layer could be an electrically insulating thermal dissipation layer. This approach would carry the benefit of placing the heat dissipation layer as close as possible to the heat generating channels of the active devices. However, these approaches would be accompanied by the risk of damage to the delicate channels of active devices inlayer 407 unless specific tolerances were selected for the processing steps involved with the selective removal of the insulator, and the deposition oflayer 481. -
FIG. 5 displays across section 500 of a transistor in an SOI device that has been processed in accordance with the procedure described with reference toFIG. 3 .Cross section 500 includesgate 408 which was formed on the SOI wafer. The gate includesgate electrode 501 andgate insulator 502. The cross section also illustrateschannel region 503 that is associated withgate 408, and that is in contact with both the remaininginsulator region 461 and thegate 408. As described previously, thegate 408 is formed on a top side ofdevice region 407. Since the gate was used to pattern remaininginsulator region 461,layer 481 is located in an excavated region of the buriedinsulator 504, on a back side ofactive device region 407, and along a vertical edge of the remaininginsulator region 461. - Certain benefits accrue to approaches in which the edges of remaining
insulator region 461 can be reliably aligned togate 408. The processes described with reference toFIG. 3 provides a degree of alignment of these two features that is not otherwise attainable through reasonable commercial efforts. Usingprocess 300, the vertical edge ofgate 408 can be reliably aligned to the vertical edge of remaininginsulator 461 within a margin of error that is constrained by the thickness ofactive device layer 407, the species and implant energy of any ions used to treat the insulator layer, the concentration doping concentration of the treated insulator region, and post implant thermal conditions that may alter the extent of the treated insulator region. Asactive device layer 407 decreases in thickness, the margin of error increases. As the implant energy and weight of any ions used to treat the insulator layer increases, the margin of error increases. As the doping concentration of the treated insulator region increases, the margin of error decreases. Based on simulations, approaches described with reference toFIG. 3 can provide reliable alignment of thegate 408 and the remaininginsulator 461 to within a margin of error of less than 80 nanometers for a device region that is less than 100 nanometers thick. Notably,process 300 can achieve reliable alignment even when the ultimate device comprises fully depleted SOI devices with particularly thin active layers. Thechannel region 503 in these situations would comprise an ultra-thin body region. - As mentioned previously,
layer 481 can be a strain inducing layer. The strain inducing layer can be a compressive or tensile film. The strain inducing layer can also induce strain inactive device layer 407 through a lattice mismatch effect. For example, thestrain inducing layer 481 could comprise silicon germanium whileactive device layer 407 comprised silicon in which case the mismatch of the two materials would induce strain inactive device layer 407. The strain inducing layer can enhance the mobility of carriers in the device by inducingstrain 505 inchannel region 503.Strain layer 481 enhances the mobility of carriers inchannel region 503, and thereby enhances the performance of devices formed indevice layer 407. A strain layer benefits from being more closely aligned with the channel region because it is thereby able to more directly exert stain on the devices while at the same time not directly overlapping the channel region and deleteriously altering the behavior of the device. - Different combinations of the type of treatment applied to the insulator layer, and the type of strain layer deposited create different kinds of strain in
channel region 503. As mentioned previously, depending upon the treatment applied to the insulator layer, the gate could be used as either a negative or positive mask such that the treated insulator region could be formed in the insulator layer below the gate, or outside the lateral scope of the gate. The strain induced by the strain layer can also be considered to exhibit a negative or positive strain in that the deposited film can be compressive or tensile respectively. Notably, this characteristic of the film can be independent of the pattern on which the film is applied. Therefore, the combination of independently positive or negative straining films with positive or negative patterns creates the potential for four different configurations that produce two different strain profiles (i.e., a negative film with a negative pattern creates a positive strain, both negative and positive combinations create a negative strain, and a positive film with a negative pattern creates a positive strain). This ability to achieve a given strain profile using different combinations provides a degree of freedom to the designer in that certain kinds of insulator treatment or strain layer materials can be avoided for cost or concerns regarding technical feasibility. - Additional variants of
layer 481 also benefit from being tightly aligned togate 408. For example, since channels are one of the largest sources of heat in a semiconductor device, thermal dissipation layers benefit from being closely aligned to the channel region in order to minimize the distance through which the heat must diffuse before being efficiently removed from the device. At the same time, it is important to keep the buried insulator in place below the channel as a thermal dissipative layer is generally a less effective substitute for the original buried insulator. - After
step 306, additional processing steps can be conducted to connect to the circuitry inactive device layer 407 as well as to package the final device. For example, the deposited layer could be patterned and etched to form contacts to devices inactive device layer 407 to allow external connect. In addition, back side metallization can be formed on the back side of the SOI wafer to provide for interconnection between different circuit components indevice layer 407. For example, the back side metallization may be used to connect a transistor to another transistor, a transistor to a diode, or a transistor to a passive component. -
FIG. 6 illustratesmethod 600 which continuesmethod 300 atstep 303. Inmethod 600, steps 301-304 can be conducted as described above. However,method 600 is intended to operate on a wafer with an alternative structure to that which was described previously.Method 600 produces a self-aligned dual gate device.SOI structure 700 inFIG. 7a illustrates anSOI wafer 701 that can be processed in accordance withmethod 600. The starting wafer comprises many of the features ofSOI wafer 401, and differs mainly in thatsubstrate 702 is associated with not only buriedinsulator layer 406 andactive device layer 407, but a secondactive layer 703 and a secondburied insulator layer 704. As show inFIG. 7a ,gate 408 is used as a mask for the implantation of dopant ions intoSOI wafer 701. In contrast tomethod 300, the ion implant, or other treatment used inmethod 600, must be controlled to pass through secondburied insulator layer 704 to instead treat buriedinsulator region 406 and form treatedinsulator region 705. As before, the formation of treatedinsulator region 705 leavesuntreated insulator region 706 in its original state. - Any of the processing steps described with reference to process 300 can likewise be applied to
method 600 as these processing steps continue.FIG. 7b illustratesSOI structure 720 as processing continues in a similar fashion to what was described with reference toFIG. 4b . The SOI wafer has been inverted, and anoptional handle wafer 422 has been bonded to the top of the wafer. As mentioned previously,handle wafer 422 may comprise a trap rich layer.FIG. 7c illustratescross section 740 aftersubstrate 702 has been removed. -
Method 600 continues withstep 601 in which the treated insulator is removed from the buried insulator layer. An example of this processing step is illustrated by 501structure 760 inFIG. 7d .SOI structure 760 shows the SOI wafer after treatedinsulator region 705 has been removed such that onlyuntreated insulator layer 706 remains. At this point in the process,active device layer 407 is exposed while secondactive layer 703 and secondburied insulator layer 704 remain covered. -
Method 600 continues with either step 602 or 603. Instep 602, a portion of the exposed device region is removed. The device region can be removed using remaining buriedinsulator 706 as a mask, or an additional mask may be used instead. The etchant used to etchdevice region 407 can perform an isotropic etch and may also involve a specific chemical etchant that is selective to secondburied insulator 704. Instep 603, a layer of material is deposited on the back side of the wafer. Step 603 can be conducted in accordance with any of the variations ofstep 306 discussed above. -
FIG. 7e illustrates 501structure 780 which showsSOI wafer 701 after a portion ofdevice region 407 has been removed to form remainingdevice region 781, and alayer 481 has been deposited on the back side of the wafer. In this situation, the remainingdevice region 781 serves as an additional gate electrode for a channel formed insecond device region 703 while secondburied insulator 704 serves as the gate insulator for the additional gate. The resulting structure comprises a self-aligned DG-FET. In this structure,gate 408 contactssecond device region 703 and is associated with a channel formed insecond device region 703. The remainingdevice region 781 servers as a second gate electrode for the same channel, and the remaining buriedinsulator 706 serves to isolate and shield remainingdevice region 781. -
Insulator layer 406 inFIGS. 7a-e is thicker thansecond insulator layer 704 to illustrate certain benefits that accrue to such a structure. In particular, in situations where the treatment to the buried insulator layer is an ion implantation step, the thickness ofinsulator layer 406 makes it an easier target for implantation. At the same time, the thickness of a gate insulator is inversely proportional to certain figures of merit associated with the transistor—such as its transconductance. Sinceinsulator layer 704 will serve as a gate insulator for the additional gate, it is beneficial to makeinsulator layer 704 relatively thin. Therefore, when used with an ion implantation treatment,process 600 is particularly amenable to the creation of a high performance DG-FET. - The dual gate structure illustrated in
FIG. 7e benefits greatly from the degree of alignment provided byprocess process 600, can produce a superior transistor to approaches in which a separate mask is used to createadditional gate electrode 781. The process ofFIGS. 3 and 6 can reliably align the dual gates of the DG-FET with similar constraints to what was discussed above. However, in this situation, the thickness of the buried insulator is also a constraint on the reliability of the alignment because the implant is through both the buried insulator and the top active region. Based on simulations, approaches described with reference toFIGS. 3 and 6 can provide reliable alignment of thegate 408 and remainingdevice region 781 to within a margin of error of less than 70 nanometers for a device region that is less than 80 nanometers thick with a buried insulator thickness of 10 nanometers. Notably,process 300 can achieve reliable alignment even when the ultimate device comprises fully depleted SOI devices with particularly thin active layers. Thechannel region 503 in these situations would comprise an ultra-thin body region. - Deposited
layer 481 can take on any of the characteristics described above with reference toFIGS. 4e and 5. In particular, depositedlayer 481 can be a strain layer that enhances the mobility of carriers in the channel formed insecond device layer 704. As described previously, the film can be compressive or tensile.Layer 481 can also be a thermal dissipation layer. Also, as noted above with reference toFIG. 4e ,SOI structure 780 can undergo additional processing steps to connect to circuitry inactive layer 703. In addition,SOI structure 780 can undergo additional processing steps to connectgate electrode 781 to circuitry in different wafers, on a package, or to circuitry inactive layer 703. In particular,gate electrode 781 could be connected to the same circuitry as the gate electrode ofgate 408. - Although some embodiments in the above disclosure were specifically illustrated by cross sections wherein a gate structure is used as the mask for an initial treatment of an SOI insulator layer, other features can be used to mask the initial treatment instead. Indeed, any feature to which back side alignment is desired could be used to pattern the applied treatment. Depending upon the characteristics of the feature, the material used to define the feature could be used as a mask itself, or the actual mask used to pattern that feature can be used as the mask for the initial treatment. As a particular example, the mask used to pattern TSVs in the SOI wafer could also be used to apply a treatment to the insulator. Such an approach would be useful in situations where the TSVs were intended to be connected through the back side insulator.
- While the specification has been described in detail with respect to specific embodiments of the invention, it will be appreciated that those skilled in the art, upon attaining an understanding of the foregoing, may readily conceive of alterations to, variations of, and equivalents to these embodiments. These and other modifications and variations to the present invention may be practiced by those skilled in the art, without departing from the spirit and scope of the present invention, which is more particularly set forth in the appended claims.
Claims (13)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/340,098 US20170047346A1 (en) | 2014-08-06 | 2016-11-01 | Semiconductor Device With Self-Aligned Back Side Features |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/453,595 US9515181B2 (en) | 2014-08-06 | 2014-08-06 | Semiconductor device with self-aligned back side features |
US15/340,098 US20170047346A1 (en) | 2014-08-06 | 2016-11-01 | Semiconductor Device With Self-Aligned Back Side Features |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/453,595 Division US9515181B2 (en) | 2014-08-06 | 2014-08-06 | Semiconductor device with self-aligned back side features |
Publications (1)
Publication Number | Publication Date |
---|---|
US20170047346A1 true US20170047346A1 (en) | 2017-02-16 |
Family
ID=55264346
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/453,595 Expired - Fee Related US9515181B2 (en) | 2014-08-06 | 2014-08-06 | Semiconductor device with self-aligned back side features |
US15/340,098 Abandoned US20170047346A1 (en) | 2014-08-06 | 2016-11-01 | Semiconductor Device With Self-Aligned Back Side Features |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/453,595 Expired - Fee Related US9515181B2 (en) | 2014-08-06 | 2014-08-06 | Semiconductor device with self-aligned back side features |
Country Status (7)
Country | Link |
---|---|
US (2) | US9515181B2 (en) |
EP (1) | EP3178112A4 (en) |
JP (1) | JP2017523614A (en) |
KR (1) | KR20170040236A (en) |
CN (1) | CN106663684B (en) |
TW (1) | TW201611095A (en) |
WO (1) | WO2016022341A1 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11508821B2 (en) * | 2017-05-12 | 2022-11-22 | Analog Devices, Inc. | Gallium nitride device for high frequency and high power applications |
US10606327B2 (en) * | 2017-06-16 | 2020-03-31 | Qualcomm Incorporated | Heat reduction using selective insulation and thermal spreading |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5580802A (en) * | 1994-09-22 | 1996-12-03 | Aerospace Corp | Silicon-on-insulator gate-all-around mosfet fabrication methods |
US20060022275A1 (en) * | 2004-07-08 | 2006-02-02 | Infineon Technologies Ag | Planar dual-gate transistor and method for fabricating a planar dual-gate transistor |
US20110012199A1 (en) * | 2009-07-15 | 2011-01-20 | Io Semiconductor, Inc. | Semiconductor-on-insulator with back side heat dissipation |
US20150137234A1 (en) * | 2013-11-15 | 2015-05-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Mechanisms for forming semiconductor device structure with floating spacer |
Family Cites Families (153)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3472712A (en) | 1966-10-27 | 1969-10-14 | Hughes Aircraft Co | Field-effect device with insulated gate |
US3475234A (en) | 1967-03-27 | 1969-10-28 | Bell Telephone Labor Inc | Method for making mis structures |
US4053916A (en) | 1975-09-04 | 1977-10-11 | Westinghouse Electric Corporation | Silicon on sapphire MOS transistor |
JPH0311666Y2 (en) | 1985-05-13 | 1991-03-20 | ||
KR900008647B1 (en) | 1986-03-20 | 1990-11-26 | 후지쓰 가부시끼가이샤 | A method for manufacturing three demensional i.c. |
JPH0798460B2 (en) | 1987-05-18 | 1995-10-25 | ダイハツ工業株式会社 | Power transmission device for four-wheel drive vehicle |
US5354695A (en) | 1992-04-08 | 1994-10-11 | Leedy Glenn J | Membrane dielectric isolation IC fabrication |
US5229647A (en) | 1991-03-27 | 1993-07-20 | Micron Technology, Inc. | High density data storage using stacked wafers |
JPH04307972A (en) * | 1991-04-05 | 1992-10-30 | Fujitsu Ltd | Method for manufacture of semiconductor device |
JPH04356967A (en) | 1991-06-03 | 1992-12-10 | Mitsubishi Electric Corp | Semiconductor device |
US5434750A (en) | 1992-02-07 | 1995-07-18 | Lsi Logic Corporation | Partially-molded, PCB chip carrier package for certain non-square die shapes |
US5372952A (en) | 1992-04-03 | 1994-12-13 | National Semiconductor Corporation | Method for forming isolated semiconductor structures |
JPH0798460A (en) | 1992-10-21 | 1995-04-11 | Seiko Instr Inc | Semiconductor device and light valve device |
US5376579A (en) | 1993-07-02 | 1994-12-27 | The United States Of America As Represented By The Secretary Of The Air Force | Schemes to form silicon-on-diamond structure |
US5793107A (en) | 1993-10-29 | 1998-08-11 | Vlsi Technology, Inc. | Polysilicon pillar heat sinks for semiconductor on insulator circuits |
US5738731A (en) | 1993-11-19 | 1998-04-14 | Mega Chips Corporation | Photovoltaic device |
US5489792A (en) | 1994-04-07 | 1996-02-06 | Regents Of The University Of California | Silicon-on-insulator transistors having improved current characteristics and reduced electrostatic discharge susceptibility |
US5880010A (en) | 1994-07-12 | 1999-03-09 | Sun Microsystems, Inc. | Ultrathin electronics |
EP0707388B1 (en) | 1994-10-12 | 2005-12-07 | Dai Nippon Printing Co., Ltd. | Signal transmission device using a fixed and a rotatable body |
JP3435930B2 (en) | 1995-09-28 | 2003-08-11 | 株式会社デンソー | Semiconductor device and manufacturing method thereof |
KR970052023A (en) | 1995-12-30 | 1997-07-29 | 김주용 | S-O I device and its manufacturing method |
US5712173A (en) | 1996-01-24 | 1998-01-27 | Advanced Micro Devices, Inc. | Method of making semiconductor device with self-aligned insulator |
US6027958A (en) | 1996-07-11 | 2000-02-22 | Kopin Corporation | Transferred flexible integrated circuit |
US6121661A (en) | 1996-12-11 | 2000-09-19 | International Business Machines Corporation | Silicon-on-insulator structure for electrostatic discharge protection and improved heat dissipation |
US5999414A (en) | 1997-03-14 | 1999-12-07 | California Institute Of Technology | Physically separating printed circuit boards with a resilient, conductive contact |
KR100281109B1 (en) | 1997-12-15 | 2001-03-02 | 김영환 | Silicon on insulator device and method for fabricating the same |
US5955781A (en) | 1998-01-13 | 1999-09-21 | International Business Machines Corporation | Embedded thermal conductors for semiconductor chips |
JP4126747B2 (en) | 1998-02-27 | 2008-07-30 | セイコーエプソン株式会社 | Manufacturing method of three-dimensional device |
US6121659A (en) | 1998-03-27 | 2000-09-19 | International Business Machines Corporation | Buried patterned conductor planes for semiconductor-on-insulator integrated circuit |
US20020089016A1 (en) | 1998-07-10 | 2002-07-11 | Jean-Pierre Joly | Thin layer semi-conductor structure comprising a heat distribution layer |
KR20000045305A (en) | 1998-12-30 | 2000-07-15 | 김영환 | Fully depleted soi element and method for manufacturing the same |
US6355980B1 (en) | 1999-07-15 | 2002-03-12 | Nanoamp Solutions Inc. | Dual die memory |
US6573565B2 (en) | 1999-07-28 | 2003-06-03 | International Business Machines Corporation | Method and structure for providing improved thermal conduction for silicon semiconductor devices |
US6190985B1 (en) | 1999-08-17 | 2001-02-20 | Advanced Micro Devices, Inc. | Practical way to remove heat from SOI devices |
US6229187B1 (en) | 1999-10-20 | 2001-05-08 | Advanced Micro Devices, Inc. | Field effect transistor with non-floating body and method for forming same on a bulk silicon wafer |
KR100343288B1 (en) | 1999-10-25 | 2002-07-15 | 윤종용 | An SOI semiconductor integrated circuit for eliminating floating body effect in SOI MOSFETs and method of fabricating the same |
US6180487B1 (en) | 1999-10-25 | 2001-01-30 | Advanced Micro Devices, Inc. | Selective thinning of barrier oxide through masked SIMOX implant |
US6483147B1 (en) | 1999-10-25 | 2002-11-19 | Advanced Micro Devices, Inc. | Through wafer backside contact to improve SOI heat dissipation |
US6153912A (en) | 1999-10-25 | 2000-11-28 | Advanced Micro Devices, Inc. | SOI with conductive metal substrate used as VSS connection |
TW473914B (en) | 2000-01-12 | 2002-01-21 | Ibm | Buried metal body contact structure and method for fabricating SOI MOSFET devices |
US6320228B1 (en) | 2000-01-14 | 2001-11-20 | Advanced Micro Devices, Inc. | Multiple active layer integrated circuit and a method of making such a circuit |
KR20080031522A (en) | 2000-02-25 | 2008-04-08 | 이비덴 가부시키가이샤 | Multilayer printed wiring board and method for producing multilayer printed wiring board |
KR100356577B1 (en) | 2000-03-30 | 2002-10-18 | 삼성전자 주식회사 | SOI SUBSTRATE and its manufacturing method and SOI MOSFET using THE SAME |
SG102591A1 (en) | 2000-09-01 | 2004-03-26 | Micron Technology Inc | Dual loc semiconductor assembly employing floating lead finger structure |
US6335214B1 (en) | 2000-09-20 | 2002-01-01 | International Business Machines Corporation | SOI circuit with dual-gate transistors |
GB2371922B (en) | 2000-09-21 | 2004-12-15 | Cambridge Semiconductor Ltd | Semiconductor device and method of forming a semiconductor device |
CN1233041C (en) | 2000-09-21 | 2005-12-21 | 剑桥半导体有限公司 | Semiconductor device and method of forming a semiconductor device |
KR100385857B1 (en) | 2000-12-27 | 2003-06-02 | 한국전자통신연구원 | Fabrication Method of SiGe MODFET with a Metal-Oxide Gate |
US6972448B2 (en) | 2000-12-31 | 2005-12-06 | Texas Instruments Incorporated | Sub-lithographics opening for back contact or back gate |
US6889429B2 (en) | 2001-03-26 | 2005-05-10 | Semiconductor Components Industries, L.L.C. | Method of making a lead-free integrated circuit package |
US6441483B1 (en) | 2001-03-30 | 2002-08-27 | Micron Technology, Inc. | Die stacking scheme |
US6531753B1 (en) | 2001-06-18 | 2003-03-11 | Advanced Micro Devices, Inc. | Embedded conductor for SOI devices using a buried conductive layer/conductive plug combination |
US6833587B1 (en) | 2001-06-18 | 2004-12-21 | Advanced Micro Devices, Inc. | Heat removal in SOI devices using a buried oxide layer/conductive layer combination |
US6661044B2 (en) * | 2001-10-22 | 2003-12-09 | Winbond Electronics Corp. | Method of manufacturing MOSEFT and structure thereof |
US6900501B2 (en) | 2001-11-02 | 2005-05-31 | Cree Microwave, Inc. | Silicon on insulator device with improved heat removal |
US6635909B2 (en) | 2002-03-19 | 2003-10-21 | International Business Machines Corporation | Strained fin FETs structure and method |
JP3764401B2 (en) * | 2002-04-18 | 2006-04-05 | 株式会社東芝 | Manufacturing method of semiconductor device |
US6995430B2 (en) | 2002-06-07 | 2006-02-07 | Amberwave Systems Corporation | Strained-semiconductor-on-insulator device structures |
US6680240B1 (en) | 2002-06-25 | 2004-01-20 | Advanced Micro Devices, Inc. | Silicon-on-insulator device with strained device film and method for making the same with partial replacement of isolation oxide |
US7402897B2 (en) | 2002-08-08 | 2008-07-22 | Elm Technology Corporation | Vertical system integration |
JP2004111634A (en) | 2002-09-18 | 2004-04-08 | Nec Micro Systems Ltd | Semiconductor device and method for manufacturing semiconductor device |
JP3532188B1 (en) * | 2002-10-21 | 2004-05-31 | 沖電気工業株式会社 | Semiconductor device and manufacturing method thereof |
KR20040038507A (en) | 2002-11-01 | 2004-05-08 | 한국전자통신연구원 | Semiconductor device having heat release structure using SOI substrate and method for fabricating the same |
US6627515B1 (en) | 2002-12-13 | 2003-09-30 | Taiwan Semiconductor Manufacturing Company | Method of fabricating a non-floating body device with enhanced performance |
FR2848724B1 (en) | 2002-12-13 | 2005-04-15 | St Microelectronics Sa | BONDED CONNECTIONS IN AN INTEGRATED CIRCUIT SUBSTRATE |
JP2004228273A (en) | 2003-01-22 | 2004-08-12 | Renesas Technology Corp | Semiconductor device |
EP1643552A1 (en) | 2003-05-09 | 2006-04-05 | Matsushita Electric Industrial Co., Ltd. | Module including circuit elements |
JP4869546B2 (en) | 2003-05-23 | 2012-02-08 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
US7309923B2 (en) | 2003-06-16 | 2007-12-18 | Sandisk Corporation | Integrated circuit package having stacked integrated circuits and method therefor |
US6887751B2 (en) | 2003-09-12 | 2005-05-03 | International Business Machines Corporation | MOSFET performance improvement using deformation in SOI structure |
US7119431B1 (en) | 2003-09-18 | 2006-10-10 | National Semiconductor Corporation | Apparatus and method for forming heat sinks on silicon on insulator wafers |
US7129126B2 (en) | 2003-11-05 | 2006-10-31 | International Business Machines Corporation | Method and structure for forming strained Si for CMOS devices |
US7144818B2 (en) | 2003-12-05 | 2006-12-05 | Advanced Micro Devices, Inc. | Semiconductor substrate and processes therefor |
JP4940533B2 (en) | 2003-12-12 | 2012-05-30 | ソニー株式会社 | Manufacturing method of semiconductor integrated circuit device |
US7109532B1 (en) | 2003-12-23 | 2006-09-19 | Lee Zachary K | High Ion/Ioff SOI MOSFET using body voltage control |
US7923782B2 (en) | 2004-02-27 | 2011-04-12 | International Business Machines Corporation | Hybrid SOI/bulk semiconductor transistors |
JP4465715B2 (en) | 2004-04-16 | 2010-05-19 | セイコーエプソン株式会社 | Thin film devices, integrated circuits, electro-optical devices, electronic equipment |
US6975002B2 (en) | 2004-04-27 | 2005-12-13 | Via Technologies, Inc | SOI single crystalline chip structure |
US7227205B2 (en) | 2004-06-24 | 2007-06-05 | International Business Machines Corporation | Strained-silicon CMOS device and method |
US20060022264A1 (en) | 2004-07-30 | 2006-02-02 | Leo Mathew | Method of making a double gate semiconductor device with self-aligned gates and structure thereof |
US7244663B2 (en) | 2004-08-31 | 2007-07-17 | Micron Technology, Inc. | Wafer reinforcement structure and methods of fabrication |
GB2418063A (en) | 2004-09-08 | 2006-03-15 | Cambridge Semiconductor Ltd | SOI power device |
US7371630B2 (en) | 2004-09-24 | 2008-05-13 | Intel Corporation | Patterned backside stress engineering for transistor performance optimization |
US7135766B1 (en) | 2004-11-30 | 2006-11-14 | Rf Micro Devices, Inc. | Integrated power devices and signal isolation structure |
US7262087B2 (en) | 2004-12-14 | 2007-08-28 | International Business Machines Corporation | Dual stressed SOI substrates |
JP4354398B2 (en) | 2004-12-27 | 2009-10-28 | 三菱重工業株式会社 | Semiconductor device and manufacturing method thereof |
JP2008526041A (en) * | 2004-12-28 | 2008-07-17 | エヌエックスピー ビー ヴィ | Manufacturing method of semiconductor device and semiconductor device manufactured by this method |
US7271442B2 (en) * | 2005-01-12 | 2007-09-18 | International Business Machines Corporation | Transistor structure having stressed regions of opposite types underlying channel and source/drain regions |
US7842537B2 (en) | 2005-02-14 | 2010-11-30 | Intel Corporation | Stressed semiconductor using carbon and method for producing the same |
US7615426B2 (en) | 2005-02-22 | 2009-11-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | PMOS transistor with discontinuous CESL and method of fabrication |
JP2006249951A (en) * | 2005-03-08 | 2006-09-21 | Toyota Motor Corp | Engine |
US7250351B2 (en) | 2005-04-14 | 2007-07-31 | International Business Machines Corporation | Enhanced silicon-on-insulator (SOI) transistors and methods of making enhanced SOI transistors |
US7922795B2 (en) | 2005-04-29 | 2011-04-12 | University Of Rochester | Ultrathin nanoscale membranes, methods of making, and uses thereof |
US7910993B2 (en) | 2005-07-11 | 2011-03-22 | Peregrine Semiconductor Corporation | Method and apparatus for use in improving linearity of MOSFET's using an accumulated charge sink |
US7211458B2 (en) | 2005-08-08 | 2007-05-01 | North Carolina State University | Methods of fabricating strained semiconductor-on-insulator field-effect transistors and related devices |
US7485969B2 (en) | 2005-09-01 | 2009-02-03 | Micron Technology, Inc. | Stacked microelectronic devices and methods for manufacturing microelectronic devices |
JP2007103842A (en) | 2005-10-07 | 2007-04-19 | Toshiba Corp | Semiconductor device |
US7863727B2 (en) | 2006-02-06 | 2011-01-04 | Micron Technology, Inc. | Microelectronic devices and methods for manufacturing microelectronic devices |
US7763534B2 (en) | 2007-10-26 | 2010-07-27 | Tela Innovations, Inc. | Methods, structures and designs for self-aligning local interconnects used in integrated circuits |
FR2899381B1 (en) * | 2006-03-28 | 2008-07-18 | Commissariat Energie Atomique | METHOD FOR PRODUCING A SELF-ALIGNED GRID FIELD EFFECT TRANSISTOR |
DE102006015090B4 (en) | 2006-03-31 | 2008-03-13 | Advanced Micro Devices, Inc., Sunnyvale | Method for producing different embedded deformation layers in transistors |
CN101512721A (en) | 2006-04-05 | 2009-08-19 | 硅源公司 | Method and structure for fabricating solar cells using a layer transfer process |
US7659178B2 (en) * | 2006-04-21 | 2010-02-09 | International Business Machines Corporation | Semiconductor device structures with reduced junction capacitance and drain induced barrier lowering and methods for fabricating such device structures and for fabricating a semiconductor-on-insulator substrate |
US7429772B2 (en) | 2006-04-27 | 2008-09-30 | Icemos Technology Corporation | Technique for stable processing of thin/fragile substrates |
US8502362B2 (en) | 2011-08-16 | 2013-08-06 | Advanced Analogic Technologies, Incorporated | Semiconductor package containing silicon-on-insulator die mounted in bump-on-leadframe manner to provide low thermal resistance |
US7285477B1 (en) | 2006-05-16 | 2007-10-23 | International Business Machines Corporation | Dual wired integrated circuit chips |
US8013342B2 (en) | 2007-11-14 | 2011-09-06 | International Business Machines Corporation | Double-sided integrated circuit chips |
JP2008004577A (en) | 2006-06-20 | 2008-01-10 | Sony Corp | Semiconductor device |
US20080061309A1 (en) | 2006-07-21 | 2008-03-13 | Young Sir Chung | Semiconductor device with under-filled heat extractor |
JP4827653B2 (en) * | 2006-08-10 | 2011-11-30 | 富士通セミコンダクター株式会社 | Semiconductor device and manufacturing method thereof |
US20080050863A1 (en) | 2006-08-28 | 2008-02-28 | International Business Machines Corporation | Semiconductor structure including multiple stressed layers |
CN101140915B (en) | 2006-09-08 | 2011-03-23 | 聚鼎科技股份有限公司 | Heat radiation substrate |
DE102006046381B4 (en) | 2006-09-29 | 2009-08-27 | Advanced Micro Devices, Inc., Sunnyvale | A method of reducing "paint poisoning" during patterning strained nitrogen-containing layers in a semiconductor device |
SG143098A1 (en) | 2006-12-04 | 2008-06-27 | Micron Technology Inc | Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices |
US7408245B2 (en) | 2006-12-22 | 2008-08-05 | Powertech Technology Inc. | IC package encapsulating a chip under asymmetric single-side leads |
US20080165521A1 (en) | 2007-01-09 | 2008-07-10 | Kerry Bernstein | Three-dimensional architecture for self-checking and self-repairing integrated circuits |
US7782629B2 (en) | 2007-02-26 | 2010-08-24 | Flextronics Ap, Llc | Embedding an electronic component between surfaces of a printed circuit board |
JP5348916B2 (en) * | 2007-04-25 | 2013-11-20 | 株式会社半導体エネルギー研究所 | Semiconductor device |
US20080288720A1 (en) | 2007-05-18 | 2008-11-20 | International Business Machines Corporation | Multi-wafer 3d cam cell |
US8513791B2 (en) | 2007-05-18 | 2013-08-20 | International Business Machines Corporation | Compact multi-port CAM cell implemented in 3D vertical integration |
US20080296708A1 (en) | 2007-05-31 | 2008-12-04 | General Electric Company | Integrated sensor arrays and method for making and using such arrays |
US7897971B2 (en) | 2007-07-26 | 2011-03-01 | Semiconductor Energy Laboratory Co., Ltd. | Display device |
US20090026524A1 (en) | 2007-07-27 | 2009-01-29 | Franz Kreupl | Stacked Circuits |
US20090073661A1 (en) | 2007-09-18 | 2009-03-19 | Staktek Group L.P. | Thin circuit module and method |
US7951688B2 (en) | 2007-10-01 | 2011-05-31 | Fairchild Semiconductor Corporation | Method and structure for dividing a substrate into individual devices |
US7977221B2 (en) | 2007-10-05 | 2011-07-12 | Sumco Corporation | Method for producing strained Si-SOI substrate and strained Si-SOI substrate produced by the same |
EP2075830A3 (en) | 2007-10-11 | 2011-01-19 | Sumco Corporation | Method for producing bonded wafer |
US8421128B2 (en) | 2007-12-19 | 2013-04-16 | International Business Machines Corporation | Semiconductor device heat dissipation structure |
US7772649B2 (en) | 2008-02-25 | 2010-08-10 | International Business Machines Corporation | SOI field effect transistor with a back gate for modulating a floating body |
US7906817B1 (en) | 2008-06-06 | 2011-03-15 | Novellus Systems, Inc. | High compressive stress carbon liners for MOS devices |
US8163621B2 (en) | 2008-06-06 | 2012-04-24 | Globalfoundries Singapore Pte. Ltd. | High performance LDMOS device having enhanced dielectric strain layer |
US8106468B2 (en) * | 2008-06-20 | 2012-01-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Process for fabricating silicon-on-nothing MOSFETs |
US7935609B2 (en) | 2008-08-06 | 2011-05-03 | International Business Machines Corporation | Method for fabricating semiconductor device having radiation hardened insulators |
US8120110B2 (en) * | 2008-08-08 | 2012-02-21 | International Business Machines Corporation | Semiconductor structure including a high performance FET and a high voltage FET on a SOI substrate |
US8399336B2 (en) | 2008-08-19 | 2013-03-19 | International Business Machines Corporation | Method for fabricating a 3D integrated circuit device having lower-cost active circuitry layers stacked before higher-cost active circuitry layer |
KR101484786B1 (en) | 2008-12-08 | 2015-01-21 | 삼성전자주식회사 | Integrated circuit package and method for fabricating the same |
JP5607399B2 (en) | 2009-03-24 | 2014-10-15 | 株式会社半導体エネルギー研究所 | Method for manufacturing SOI substrate |
US7816275B1 (en) | 2009-04-03 | 2010-10-19 | International Business Machines Corporation | Gate patterning of nano-channel devices |
WO2011008894A2 (en) | 2009-07-15 | 2011-01-20 | Io Semiconductor | Semiconductor-on-insulator with back side support layer |
TWI515878B (en) | 2009-07-15 | 2016-01-01 | 西拉娜半導體美國股份有限公司 | Semiconductor-on-insulator structure, method of removing unwanted accumulated majority-type carriers from the channel of a semiconductor-on-insulator active device, and method of fabricatiing an integrated circuit |
US8921168B2 (en) | 2009-07-15 | 2014-12-30 | Silanna Semiconductor U.S.A., Inc. | Thin integrated circuit chip-on-board assembly and method of making |
US9390974B2 (en) | 2012-12-21 | 2016-07-12 | Qualcomm Incorporated | Back-to-back stacked integrated circuit assembly and method of making |
US8106456B2 (en) | 2009-07-29 | 2012-01-31 | International Business Machines Corporation | SOI transistors having an embedded extension region to improve extension resistance and channel strain characteristics |
US8587063B2 (en) | 2009-11-06 | 2013-11-19 | International Business Machines Corporation | Hybrid double box back gate silicon-on-insulator wafers with enhanced mobility channels |
US8476750B2 (en) | 2009-12-10 | 2013-07-02 | Qualcomm Incorporated | Printed circuit board having embedded dies and method of forming same |
US8716091B2 (en) | 2010-03-30 | 2014-05-06 | International Business Machines Corporation | Structure for self-aligned silicide contacts to an upside-down FET by epitaxial source and drain |
US8367512B2 (en) | 2010-08-30 | 2013-02-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self-aligned implants to reduce cross-talk of imaging sensors |
JP5279807B2 (en) * | 2010-12-08 | 2013-09-04 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
US8772874B2 (en) | 2011-08-24 | 2014-07-08 | International Business Machines Corporation | MOSFET including asymmetric source and drain regions |
US9105577B2 (en) * | 2012-02-16 | 2015-08-11 | International Business Machines Corporation | MOSFET with work function adjusted metal backgate |
US8940569B2 (en) * | 2012-10-15 | 2015-01-27 | International Business Machines Corporation | Dual-gate bio/chem sensor |
US8865530B2 (en) * | 2013-03-08 | 2014-10-21 | International Business Machines Corporation | Extremely thin semiconductor on insulator (ETSOI) logic and memory hybrid chip |
US9466536B2 (en) * | 2013-03-27 | 2016-10-11 | Qualcomm Incorporated | Semiconductor-on-insulator integrated circuit with back side gate |
-
2014
- 2014-08-06 US US14/453,595 patent/US9515181B2/en not_active Expired - Fee Related
-
2015
- 2015-07-21 TW TW104123532A patent/TW201611095A/en unknown
- 2015-07-28 KR KR1020177003182A patent/KR20170040236A/en unknown
- 2015-07-28 JP JP2017505486A patent/JP2017523614A/en active Pending
- 2015-07-28 CN CN201580041881.4A patent/CN106663684B/en not_active Expired - Fee Related
- 2015-07-28 WO PCT/US2015/042483 patent/WO2016022341A1/en active Application Filing
- 2015-07-28 EP EP15829962.8A patent/EP3178112A4/en not_active Withdrawn
-
2016
- 2016-11-01 US US15/340,098 patent/US20170047346A1/en not_active Abandoned
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5580802A (en) * | 1994-09-22 | 1996-12-03 | Aerospace Corp | Silicon-on-insulator gate-all-around mosfet fabrication methods |
US20060022275A1 (en) * | 2004-07-08 | 2006-02-02 | Infineon Technologies Ag | Planar dual-gate transistor and method for fabricating a planar dual-gate transistor |
US20110012199A1 (en) * | 2009-07-15 | 2011-01-20 | Io Semiconductor, Inc. | Semiconductor-on-insulator with back side heat dissipation |
US20150137234A1 (en) * | 2013-11-15 | 2015-05-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Mechanisms for forming semiconductor device structure with floating spacer |
Also Published As
Publication number | Publication date |
---|---|
CN106663684A (en) | 2017-05-10 |
US20160042967A1 (en) | 2016-02-11 |
CN106663684B (en) | 2019-11-15 |
JP2017523614A (en) | 2017-08-17 |
EP3178112A4 (en) | 2018-05-16 |
US9515181B2 (en) | 2016-12-06 |
WO2016022341A1 (en) | 2016-02-11 |
TW201611095A (en) | 2016-03-16 |
EP3178112A1 (en) | 2017-06-14 |
KR20170040236A (en) | 2017-04-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7361534B2 (en) | Method for fabricating SOI device | |
TWI646654B (en) | Method for manufacturing a high-resistivity semiconductor-on-insulator substrate | |
US9899417B2 (en) | Semiconductor structure including a first transistor and a second transistor | |
US20160380218A1 (en) | Self-aligned carbon nanotube transistor including source/drain extensions and top gate | |
JP2009540579A (en) | Self-aligned gate JFET structure and manufacturing method thereof | |
US8822332B2 (en) | Method for forming gate, source, and drain contacts on a MOS transistor | |
JP2013545305A (en) | Laterally diffused MOS transistor with reduced gate charge | |
US20170047346A1 (en) | Semiconductor Device With Self-Aligned Back Side Features | |
KR100414735B1 (en) | A semiconductor device and A method for forming the same | |
US8466500B2 (en) | Semiconductor device and method for manufacturing the same | |
WO2018163605A1 (en) | Semiconductor device and method for manufacturing semiconductor device | |
US7863692B2 (en) | Semiconductor device | |
US7465623B2 (en) | Methods for fabricating a semiconductor device on an SOI substrate | |
CN114613851A (en) | Semiconductor structure with in-device high resistivity polycrystalline semiconductor element and method | |
CN110098150B (en) | Semiconductor structure and forming method thereof | |
JP2013045953A (en) | Semiconductor device and method of manufacturing the same | |
CN109830433B (en) | Method for manufacturing semiconductor element | |
US9123827B2 (en) | Methods for fabricating integrated circuits with fully silicided gate electrode structures | |
TW201731018A (en) | Methods of forming an isolation structure on a semiconductor-on-insulator substrate | |
US20100320537A1 (en) | Semiconductor device and method of fabricating the same | |
CN115565877A (en) | Semiconductor structure and forming method thereof | |
US20140239385A1 (en) | Field effect transistor and method of manufacturing the same | |
TW201836019A (en) | Semiconductor devices and methods for manufacturing the same | |
JP2008042047A (en) | Field-effect transistor and semiconductor device equipped with the same | |
KR20080099483A (en) | Method for fabricating semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SILANNA SEMICONDUCTOR U.S.A., INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FANELLI, STEPHEN A.;REEL/FRAME:040195/0814 Effective date: 20140805 Owner name: QUALCOMM INCORPORATED, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:QUALCOMM SWITCH CORP.;REEL/FRAME:040195/0940 Effective date: 20160519 Owner name: QUALCOMM SWITCH CORP., CALIFORNIA Free format text: CHANGE OF NAME;ASSIGNOR:SILANNA SEMICONDUCTOR U.S.A., INC.;REEL/FRAME:040558/0028 Effective date: 20151005 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |