US20060055002A1 - Methods for enhancing die saw and packaging reliability - Google Patents
Methods for enhancing die saw and packaging reliability Download PDFInfo
- Publication number
- US20060055002A1 US20060055002A1 US11/196,184 US19618405A US2006055002A1 US 20060055002 A1 US20060055002 A1 US 20060055002A1 US 19618405 A US19618405 A US 19618405A US 2006055002 A1 US2006055002 A1 US 2006055002A1
- Authority
- US
- United States
- Prior art keywords
- seal ring
- wafer
- active area
- scribe line
- semiconductor substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B28—WORKING CEMENT, CLAY, OR STONE
- B28D—WORKING STONE OR STONE-LIKE MATERIALS
- B28D5/00—Fine working of gems, jewels, crystals, e.g. of semiconductor material; apparatus or devices therefor
- B28D5/0005—Fine working of gems, jewels, crystals, e.g. of semiconductor material; apparatus or devices therefor by breaking, e.g. dicing
- B28D5/0011—Fine working of gems, jewels, crystals, e.g. of semiconductor material; apparatus or devices therefor by breaking, e.g. dicing with preliminary treatment, e.g. weakening by scoring
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/562—Protection against mechanical damage
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/585—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries comprising conductive layers or plates or strips or rods or rings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
Definitions
- the present invention relates generally to an integrated circuit (IC) design, and more particularly to a processing method for reducing die saw induced damage on the circuit during the cutting or breaking processes of the wafer while also improving packaging reliability.
- IC integrated circuit
- each wafer contains many dies, which are the specified areas required for the formation of a chip.
- the dies on the wafer are separated with a space typically known as the scribe streets or the scribe lines. This space is designed to be large enough to allow separation of the die by cutting or breaking without damaging the chips within the die.
- die saw induced damage can originate from crack propagation above and beneath the surface of the silicon (Si) substrate, thereby leading to serious chip damage or failure.
- this invention provides a processing method and stress reduction mechanism on a wafer for reducing die saw induced damage done to the circuit during the cutting or breaking process of the wafer while also improving the packaging reliability.
- a seal ring is implemented to reduce the stress applied on a film stack of the circuit caused by the cutting or breaking process of the wafer.
- a shallow trench isolation is created beneath the surface of the silicon substrate to limit crack propagation caused by the cutting or breaking process from reaching the circuit area.
- a ditch is optionally implemented to reduce the stress applied on the film stack.
- FIG. 1A shows a cross-sectional view of a CMOS process with various design elements implemented to help reduce the chances of die saw induced damage during the cutting or breaking process of a wafer in accordance to one embodiment of the present invention.
- FIG. 1B illustrates a diagram showing a top-view of the die area shown within FIG. 1A .
- the present disclosure provides a processing method for reducing die saw induced damage on scribe lines during the cutting or breaking process of the wafer.
- FIG. 1A shows a cross-sectional view 100 of a CMOS process where various design elements are implemented for reducing the chances of die saw induced damage during the cutting or breaking process of a wafer in accordance to one embodiment of the present invention.
- the design elements are a seal ring 102 and a shallow trench isolation (STI) 106 .
- the seal ring 102 is implemented above and/or around the metal layers that make up a film stack 104 , which constitutes an active area for cell circuits.
- the seal ring 102 can have a width about or larger than 10 ⁇ m.
- the STI 106 is implemented within a silicon (Si) substrate 108 outside the area of the film stack 104 .
- the STI 106 is filled by dielectrics such as SiO 2 .
- the depth of the STI 106 can vary, but is preferred to be larger than 3000 ⁇ . Also, there could be more than one STI 106 to be placed for the same protection purpose.
- the area outside of the seal ring 102 is understood to be any area not surrounded by the seal ring 102 .
- a ditch 110 which is another design element for further reducing die saw induced damage, is optionally etched down to the surface of the Si substrate 108 outside the area of the film stack 104 .
- the process includes the etching of the Si substrate 108 for the fabrication of the STI 106 .
- the STI 106 typically used for creating isolation within the silicon area, is created by depositing oxide into the etched trench.
- the STI 106 in this example is designed to stop any die saw induced cracks propagation that may reach the circuit area through the Si substrate 108 during the cutting or breaking process of the wafer. For this reason, the STI 106 must be created outside the area of the cell circuits and the seal ring 102 .
- the seal ring 102 is used for keeping contamination away from the film stack 104 , which contains layers of conductive and non-conductive materials making up the circuitries of the chip. It is a continuous ring of narrow contact strip that surrounds the active area of the die (e.g., around the film stack 104 ).
- a scribe line surrounding the entire chip within the film stack 104 typically consists of bare silicon with no active circuitry. Contaminants can seep laterally into the exposed oxide layers abutting the scribe line. Therefore, the scribe ring 102 is placed around the film stack 104 to block any mobile ions.
- the seal ring 102 is created in the same manner as the film stack 104 where it contains layers of metal connected together through via contacts with oxide implemented between layers. For ease of fabrication, the seal ring 102 is designed to be at the same height as the film stack 104 . The seal ring 102 can prevent contamination from entering laterally into the exposed oxide layers abutting the scribe line.
- the seal ring 102 It is crucial for the seal ring 102 to be a continuous ring uninterrupted by any gaps in order to block all lateral movement of mobile ions. While the seal ring 102 serves no functional purposes other than to keep contamination from reaching the circuits within the film stack 104 , it is still connected to the ground, which is a P-type diffusion in this example, via a substrate contact 112 . It is understood by those skilled in the art that the seal ring 102 and the circuitry within the film stack 104 shares the same ground. During production, the metal layers of the chip within the stack film 104 and the metal layers within the seal ring 102 are formed at the same time.
- the seal ring 102 also contains a contamination barrier mechanism that is formed by flapping a protective overcoat, which is not shown in this figure, directly on top of the exposed silicon including the surface of the chip or the film stack 104 , the surface of the seal ring 102 , and the STI 106 .
- This protective overcoat is designed to stretch from the surface of the film stack 104 all the way to the scribe line to serve as another barrier to any mobile ions created from a cutting or breaking process of the wafer by preventing mobile ions from reaching the oxide layers that are in contact with the chip within film stack 104 .
- a flap-down of the protective overcoat is used to cover the scribe line, which is much lower in height since it is designed for saw blade to cut.
- This flap-down of the protective overcoat is permitted since the scribe line does not contain any active circuitry. Any mobile ions created from a cutting or breaking process of the wafer attempting to penetrate the seal ring 102 must first surmount this protective overcoat and pass the continuous seal ring 102 before reaching the active region of the die.
- the seal ring 102 can also effectively prevent all crack propagation through the material interfaces above the Si substrate 108 .
- the ditch 110 can be fabricated from the very top of the wafer level film stack 104 down to the surface of the Si substrate 108 .
- the ditch 110 can reduce the stress applied on the circuits within the film stack 104 during the cutting or breaking process.
- the ditch 110 must also be created outside the area of the cell circuits and the seal ring 102 .
- a block 114 is used to show the proper cutting or breaking area within the scribe line of the wafer. This block 114 may be seen as a die sawing guiding mechanism. The stress applied from the cutting or breaking process at the scribe line will not affect the film stack 104 due to the implementation of the seal ring 102 and the ditch 110 while the crack propagation beneath the surface of the Si substrate 108 is limited by the STI 106 .
- FIG. 1B illustrates a diagram 116 showing a top-view of the die area shown within FIG. 1A .
- a block 118 is used to represent the core circuitry of the chip, which is also shown as the film stack 104 within FIG. 1A .
- the core circuitry within the block 118 will be surrounded by the seal ring 102 , now seen in a top-view.
- the seal ring 102 which is designed to be the same height as the film stack 104 , helps to keep contamination from reaching the core circuitry within the block 118 .
- the seal ring 102 can also prevent any contamination from entering laterally reaching the circuitry since it is created with the same metal layers, via contacts, and dielectric layers as the film stack 104 .
- the width of the seal ring which is not wide, is only a small percentage of the width of scribe lines 120 .
- the STI ring 106 is implemented outside the seal ring beneath the surface of the Si substrate.
- the ditch 110 may be optionally etched down to the surface of the Si substrate from the outer edge of the seal ring 102 to the outer edge of the scribe lines 120 .
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Mechanical Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Dicing (AREA)
Abstract
A wafer device is disclosed for improving reliability of circuits fabricated in an active area on a silicon substrate. A seal ring is fabricated around the active area, and a shallow trench isolation is also formed between the seal ring and a scribe line by etching into a portion of the silicon substrate, wherein the seal ring and the shallow trench isolation prevent die saw induced crack from propagating to the active area when the active area is cut along the scribe line.
Description
- The present application is a Continuation-In-Part application of U.S. patent application Ser. No. 10/940,504 filed Sep. 13, 2004 and claims the benefits thereof.
- The present invention relates generally to an integrated circuit (IC) design, and more particularly to a processing method for reducing die saw induced damage on the circuit during the cutting or breaking processes of the wafer while also improving packaging reliability.
- In semiconductor technology, a large quantity of chips containing integrated circuits is created together within a wafer. Each wafer contains many dies, which are the specified areas required for the formation of a chip. As known by those skilled in the art, the dies on the wafer are separated with a space typically known as the scribe streets or the scribe lines. This space is designed to be large enough to allow separation of the die by cutting or breaking without damaging the chips within the die. During the cutting or breaking process of the wafer at the scribe lines, die saw induced damage can originate from crack propagation above and beneath the surface of the silicon (Si) substrate, thereby leading to serious chip damage or failure.
- In order to reduce the die saw induced damage created at the scribe line, conventional methods such as crack-stop structure designs, interfacial adhesion enhancement, and material properties optimization are currently being practiced. However, all conventional methods try to avoid crack propagation along the material interfaces above the Si substrate. By limiting the crack propagation above the Si substrate alone is not enough since the crack propagation can still frequently occur underneath the Si substrate which also leads to serious chip damage or failure.
- For chips that were not damaged from the initial cutting or breaking process, it is still possible for crack propagation to occur during the packaging process of the chip, because it is during this time that additional stress is applied onto the chip.
- Therefore, it is desirable to have a more reliable processing method for reducing or eliminating crack propagation damage to the chip during the cutting and packaging processes.
- In view of the foregoing, this invention provides a processing method and stress reduction mechanism on a wafer for reducing die saw induced damage done to the circuit during the cutting or breaking process of the wafer while also improving the packaging reliability. In one embodiment of the present invention, a seal ring is implemented to reduce the stress applied on a film stack of the circuit caused by the cutting or breaking process of the wafer. A shallow trench isolation is created beneath the surface of the silicon substrate to limit crack propagation caused by the cutting or breaking process from reaching the circuit area. A ditch is optionally implemented to reduce the stress applied on the film stack.
- The construction and method of operation of the invention, however, together with additional objects and advantages thereof will be best understood from the following description of specific embodiments when read in connection with the accompanying drawings.
-
FIG. 1A shows a cross-sectional view of a CMOS process with various design elements implemented to help reduce the chances of die saw induced damage during the cutting or breaking process of a wafer in accordance to one embodiment of the present invention. -
FIG. 1B illustrates a diagram showing a top-view of the die area shown withinFIG. 1A . - The present disclosure provides a processing method for reducing die saw induced damage on scribe lines during the cutting or breaking process of the wafer.
-
FIG. 1A shows across-sectional view 100 of a CMOS process where various design elements are implemented for reducing the chances of die saw induced damage during the cutting or breaking process of a wafer in accordance to one embodiment of the present invention. The design elements are aseal ring 102 and a shallow trench isolation (STI) 106. Theseal ring 102 is implemented above and/or around the metal layers that make up afilm stack 104, which constitutes an active area for cell circuits. Theseal ring 102 can have a width about or larger than 10 μm. The STI 106 is implemented within a silicon (Si)substrate 108 outside the area of thefilm stack 104. The STI 106 is filled by dielectrics such as SiO2. The depth of theSTI 106 can vary, but is preferred to be larger than 3000 Å. Also, there could be more than one STI 106 to be placed for the same protection purpose. The area outside of theseal ring 102 is understood to be any area not surrounded by theseal ring 102. Aditch 110, which is another design element for further reducing die saw induced damage, is optionally etched down to the surface of theSi substrate 108 outside the area of thefilm stack 104. - The process includes the etching of the
Si substrate 108 for the fabrication of theSTI 106. The STI 106, typically used for creating isolation within the silicon area, is created by depositing oxide into the etched trench. The STI 106 in this example is designed to stop any die saw induced cracks propagation that may reach the circuit area through theSi substrate 108 during the cutting or breaking process of the wafer. For this reason, the STI 106 must be created outside the area of the cell circuits and theseal ring 102. Theseal ring 102 is used for keeping contamination away from thefilm stack 104, which contains layers of conductive and non-conductive materials making up the circuitries of the chip. It is a continuous ring of narrow contact strip that surrounds the active area of the die (e.g., around the film stack 104). - A scribe line, not shown in this figure, surrounding the entire chip within the
film stack 104 typically consists of bare silicon with no active circuitry. Contaminants can seep laterally into the exposed oxide layers abutting the scribe line. Therefore, thescribe ring 102 is placed around thefilm stack 104 to block any mobile ions. Theseal ring 102 is created in the same manner as thefilm stack 104 where it contains layers of metal connected together through via contacts with oxide implemented between layers. For ease of fabrication, theseal ring 102 is designed to be at the same height as thefilm stack 104. Theseal ring 102 can prevent contamination from entering laterally into the exposed oxide layers abutting the scribe line. It is crucial for theseal ring 102 to be a continuous ring uninterrupted by any gaps in order to block all lateral movement of mobile ions. While theseal ring 102 serves no functional purposes other than to keep contamination from reaching the circuits within thefilm stack 104, it is still connected to the ground, which is a P-type diffusion in this example, via asubstrate contact 112. It is understood by those skilled in the art that theseal ring 102 and the circuitry within thefilm stack 104 shares the same ground. During production, the metal layers of the chip within thestack film 104 and the metal layers within theseal ring 102 are formed at the same time. Theseal ring 102 also contains a contamination barrier mechanism that is formed by flapping a protective overcoat, which is not shown in this figure, directly on top of the exposed silicon including the surface of the chip or thefilm stack 104, the surface of theseal ring 102, and theSTI 106. This protective overcoat is designed to stretch from the surface of thefilm stack 104 all the way to the scribe line to serve as another barrier to any mobile ions created from a cutting or breaking process of the wafer by preventing mobile ions from reaching the oxide layers that are in contact with the chip withinfilm stack 104. Note that a flap-down of the protective overcoat is used to cover the scribe line, which is much lower in height since it is designed for saw blade to cut. This flap-down of the protective overcoat is permitted since the scribe line does not contain any active circuitry. Any mobile ions created from a cutting or breaking process of the wafer attempting to penetrate theseal ring 102 must first surmount this protective overcoat and pass thecontinuous seal ring 102 before reaching the active region of the die. Theseal ring 102 can also effectively prevent all crack propagation through the material interfaces above theSi substrate 108. - To further prevent crack propagation created from the cutting or breaking process of the wafer, the
ditch 110 can be fabricated from the very top of the waferlevel film stack 104 down to the surface of theSi substrate 108. Theditch 110 can reduce the stress applied on the circuits within thefilm stack 104 during the cutting or breaking process. Like the STI 106, theditch 110 must also be created outside the area of the cell circuits and theseal ring 102. As an optional final step, ablock 114 is used to show the proper cutting or breaking area within the scribe line of the wafer. Thisblock 114 may be seen as a die sawing guiding mechanism. The stress applied from the cutting or breaking process at the scribe line will not affect thefilm stack 104 due to the implementation of theseal ring 102 and theditch 110 while the crack propagation beneath the surface of theSi substrate 108 is limited by theSTI 106. - Note that with the implementation of this method, the chance of crack propagation within circuit during the packaging process is also reduced. It is also understood by those skilled in the art that this processing method can be achieved with existing tool and recipes and that no new or extra fabrication processes are necessary.
-
FIG. 1B illustrates a diagram 116 showing a top-view of the die area shown withinFIG. 1A . Ablock 118 is used to represent the core circuitry of the chip, which is also shown as thefilm stack 104 withinFIG. 1A . The core circuitry within theblock 118 will be surrounded by theseal ring 102, now seen in a top-view. Theseal ring 102, which is designed to be the same height as thefilm stack 104, helps to keep contamination from reaching the core circuitry within theblock 118. Theseal ring 102 can also prevent any contamination from entering laterally reaching the circuitry since it is created with the same metal layers, via contacts, and dielectric layers as thefilm stack 104. The width of the seal ring, which is not wide, is only a small percentage of the width of scribe lines 120. In order to protect the chip from die saw induced crack propagation through the Si substrate, theSTI ring 106, now seen in a top-view, is implemented outside the seal ring beneath the surface of the Si substrate. To reduce the stress applied on thefilm stack 104 during the die saw process, theditch 110 may be optionally etched down to the surface of the Si substrate from the outer edge of theseal ring 102 to the outer edge of the scribe lines 120. - The above illustration provides many different embodiments or embodiments for implementing different features of the invention. Specific embodiments of components and processes are described to help clarify the invention. These are, of course, merely embodiments and are not intended to limit the invention from that described in the claims.
- Although the invention is illustrated and described herein as embodied in one or more specific examples, it is nevertheless not intended to be limited to the details shown, since various modifications and structural changes may be made; therein without departing from the spirit of the invention and within the scope and range of equivalents of the claims. Accordingly, it is appropriate that the appended claims be construed broadly and in a manner consistent with the scope of the invention, as set forth in the following claims.
Claims (19)
1. A semiconductor wafer with die saw induced stress reduction mechanism having one or more circuits fabricated in at least one active area on a semiconductor substrate, and having a scribe line for cutting the active area there along, the wafer comprising:
at least one seal ring around the active area; and
at least one shallow trench isolation in the semiconductor substrate between the seal ring and the scribe line.
2. The wafer of claim 1 , wherein the seal ring is a continuous ring surrounding the active area.
3. The wafer of claim 1 , wherein the seal ring has a width more than about 10 μm.
4. The wafer of claim 1 , wherein the active area is a film stack containing one or more layers of conducting materials connected together through via contacts with dielectric materials implemented between the one or more layers.
5. The wafer of claim 1 , wherein the seal ring connects to ground via one or more contacts to the semiconductor substrate.
6. The wafer of claim 1 , wherein the shallow trench isolation is a trench filled with at least one dielectric material.
7. The wafer of claim 1 wherein the shallow isolation trench has a depth of at least 3000 Å.
8. The wafer of claim 1 , further comprising a ditch on the substrate between the seal ring and the scribe line.
9. The wafer of claim 8 , wherein the ditch is fabricated on top of the shallow trench isolation.
10. A semiconductor wafer with die saw induced stress reduction mechanism having one or more circuits fabricated in at least one active area on a semiconductor substrate, and having a scribe line for cutting the active area there along, the wafer comprising:
at least one seal ring around the active area;
at least one shallow trench isolation in the semiconductor substrate between the seal ring and the scribe line; and
a ditch on the substrate between the seal ring and the scribe line and on top of the shallow trench isolation.
11. The wafer of claim 10 , wherein the seal ring has a width more than about 10 μm.
12. The wafer of claim 10 , wherein the seal ring connects to ground via one or more contacts to the semiconductor substrate.
13. The wafer of claim 10 , wherein the shallow trench isolation is a trench filled with at least one dielectric material.
14. The wafer of claim 10 , wherein the shallow isolation trench has a depth of at least 3000 Å.
15. A method for reducing die saw induced stress on a circuit fabricated in an active area on a semiconductor substrate when the active area is cut along a scribe line, the method comprising:
fabricating a seal ring around the active area; and
fabricating a shallow trench isolation between the seal ring and the scribe line by etching into a portion of the semiconductor substrate.
16. The method of claim 15 further comprising fabricating a ditch on the semiconductor substrate between the seal ring and the scribe line on top of the shallow trench isolation.
17. The method of claim 15 , wherein the seal ring has a width more than about 10 μm.
18. The method of claim 15 , wherein the seal ring connects to ground via one or more contacts to the semiconductor substrate.
19. The method of claim 15 , wherein the shallow isolation trench has a depth of at least 3000 Å.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/196,184 US20060055002A1 (en) | 2004-09-13 | 2005-08-03 | Methods for enhancing die saw and packaging reliability |
TW94131293A TWI287266B (en) | 2004-09-13 | 2005-09-12 | Seal ring structures, semiconductor wafers and methods for reducing die saw induced stresses |
SG200505843A SG121124A1 (en) | 2004-09-13 | 2005-09-12 | Methods for enhancing die saw and packaging reliability |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/940,504 US7777338B2 (en) | 2004-09-13 | 2004-09-13 | Seal ring structure for integrated circuit chips |
US11/196,184 US20060055002A1 (en) | 2004-09-13 | 2005-08-03 | Methods for enhancing die saw and packaging reliability |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/940,504 Continuation-In-Part US7777338B2 (en) | 2004-09-13 | 2004-09-13 | Seal ring structure for integrated circuit chips |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060055002A1 true US20060055002A1 (en) | 2006-03-16 |
Family
ID=36033019
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/940,504 Active US7777338B2 (en) | 2004-09-13 | 2004-09-13 | Seal ring structure for integrated circuit chips |
US11/196,184 Abandoned US20060055002A1 (en) | 2004-09-13 | 2005-08-03 | Methods for enhancing die saw and packaging reliability |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/940,504 Active US7777338B2 (en) | 2004-09-13 | 2004-09-13 | Seal ring structure for integrated circuit chips |
Country Status (2)
Country | Link |
---|---|
US (2) | US7777338B2 (en) |
CN (1) | CN100401501C (en) |
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070090547A1 (en) * | 2005-10-11 | 2007-04-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Exclusion zone for stress-sensitive circuit design |
US20070293019A1 (en) * | 2006-06-15 | 2007-12-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Methods of die sawing and structures formed thereby |
US20080042155A1 (en) * | 2006-06-28 | 2008-02-21 | Oki Data Corporation | Semiconductor device, LED head and image forming apparatus |
US20080169533A1 (en) * | 2007-01-17 | 2008-07-17 | Jeng Shin-Puu | Die saw crack stopper |
US20080179710A1 (en) * | 2007-01-29 | 2008-07-31 | Heng Keong Yip | Semiconductor wafer with improved crack protection |
US20080265378A1 (en) * | 2007-04-27 | 2008-10-30 | Hsin-Hui Lee | Scribe line layout design |
US20080283969A1 (en) * | 2007-05-14 | 2008-11-20 | Jeng Shin-Puu | Seal Ring Structure with Improved Cracking Protection |
US20090321890A1 (en) * | 2008-06-26 | 2009-12-31 | Jeng Shin-Puu | Protective Seal Ring for Preventing Die-Saw Induced Stress |
US20100123219A1 (en) * | 2008-11-14 | 2010-05-20 | Hsien-Wei Chen | Heat Spreader Structures in Scribe Lines |
US20100155879A1 (en) * | 2008-03-12 | 2010-06-24 | Infineon Technologies Ag | Semiconductor device |
US20100207251A1 (en) * | 2009-02-18 | 2010-08-19 | Chen-Hua Yu | Scribe Line Metal Structure |
US20120068176A1 (en) * | 2010-09-22 | 2012-03-22 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing semiconductor device |
US8643147B2 (en) | 2007-11-01 | 2014-02-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Seal ring structure with improved cracking protection and reduced problems |
US20140239456A1 (en) * | 2010-03-24 | 2014-08-28 | Fujitsu Semiconductor Limited | Semiconductor wafer and its manufacture method, and semiconductor chip |
EP2549532A3 (en) * | 2011-07-22 | 2016-12-28 | NXP USA, Inc. | Method of electroplating pads on a semiconductor wafer |
DE102011055091B4 (en) * | 2010-11-23 | 2017-05-18 | Infineon Technologies Ag | Method for manufacturing a chip, wafer and section of a wafer |
US10134904B2 (en) | 2013-04-10 | 2018-11-20 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device having a flexible substrate and a crack-preventing semiconductor layer |
TWI699889B (en) * | 2018-08-29 | 2020-07-21 | 日商東芝記憶體股份有限公司 | Semiconductor device |
CN111446202A (en) * | 2020-04-03 | 2020-07-24 | 长江存储科技有限责任公司 | Manufacturing method of semiconductor device isolation ring and semiconductor device |
US11348881B2 (en) | 2019-10-01 | 2022-05-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Device crack-stop structure to prevent damage due to dicing crack |
Families Citing this family (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7235867B1 (en) * | 2004-11-01 | 2007-06-26 | Advanced Micro Devices, Inc. | Semiconductor device with electrically biased die edge seal |
US8093719B1 (en) * | 2004-12-10 | 2012-01-10 | Cypress Semiconductor Corporation | Seal ring for preventing crack propagation in integrated circuit devices |
US7622364B2 (en) * | 2006-08-18 | 2009-11-24 | International Business Machines Corporation | Bond pad for wafer and package for CMOS imager |
KR100995558B1 (en) | 2007-03-22 | 2010-11-22 | 후지쯔 세미컨덕터 가부시키가이샤 | Semiconductor device and method of producing semiconductor device |
US8102027B2 (en) * | 2007-08-21 | 2012-01-24 | Broadcom Corporation | IC package sacrificial structures for crack propagation confinement |
JP5535490B2 (en) * | 2009-01-30 | 2014-07-02 | 住友電工デバイス・イノベーション株式会社 | Semiconductor device |
TW201113977A (en) * | 2009-10-02 | 2011-04-16 | Fortune Semiconductor Corp | Semiconductor chip, seal-ring structure and the manufacturing process thereof |
US8373243B2 (en) * | 2011-01-06 | 2013-02-12 | Omnivision Technologies, Inc. | Seal ring support for backside illuminated image sensor |
US20120286397A1 (en) * | 2011-05-13 | 2012-11-15 | Globalfoundries Inc. | Die Seal for Integrated Circuit Device |
US8710630B2 (en) * | 2011-07-11 | 2014-04-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for marking the orientation of a sawed die |
CN102832178A (en) * | 2012-09-18 | 2012-12-19 | 上海工程技术大学 | Sealing ring structure used for integrated circuit chip |
JP6026322B2 (en) | 2013-03-12 | 2016-11-16 | ルネサスエレクトロニクス株式会社 | Semiconductor device and layout design system |
CN104701245B (en) * | 2013-12-10 | 2018-07-31 | 展讯通信(上海)有限公司 | Method for forming chip, the method for improving chip package finished product yield |
US9754846B2 (en) | 2014-06-23 | 2017-09-05 | Applied Materials, Inc. | Inductive monitoring of conductive trench depth |
US9911664B2 (en) | 2014-06-23 | 2018-03-06 | Applied Materials, Inc. | Substrate features for inductive monitoring of conductive trench depth |
US9741667B2 (en) | 2015-04-10 | 2017-08-22 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Integrated circuit with die edge assurance structure |
CN104749806B (en) * | 2015-04-13 | 2016-03-02 | 京东方科技集团股份有限公司 | A kind of array base palte, display panel and display device |
US10410975B1 (en) * | 2015-09-04 | 2019-09-10 | Microsemi Solutions (U.S.), Inc. | Processed wafer of scalable electrical circuits, method for making same, and device comprising scaled electrical circuits |
CN105977226B (en) * | 2016-07-27 | 2019-07-23 | 上海华虹宏力半导体制造有限公司 | Sealing ring and the method for preventing chip from damaging when cutting |
TW201822953A (en) | 2016-09-16 | 2018-07-01 | 美商應用材料股份有限公司 | Overpolishing based on electromagnetic inductive monitoring of trench depth |
CN108666277B (en) * | 2017-03-27 | 2020-03-10 | 中芯国际集成电路制造(上海)有限公司 | Package structure and method for forming the same |
US10438902B2 (en) | 2017-09-07 | 2019-10-08 | Globalfoundries Inc. | Arc-resistant crackstop |
CN109065536B (en) * | 2018-08-22 | 2020-04-17 | 长江存储科技有限责任公司 | Wafer and chip |
US20200185337A1 (en) | 2018-12-10 | 2020-06-11 | Dialog Semiconductor (Uk) Limited | Buffer Defense Band (BDB) Outside the Seal Ring to Enhance Crack Stopping in IC's |
CN110021573B (en) * | 2019-04-10 | 2020-07-31 | 长江存储科技有限责任公司 | Integrated circuit protection structure and manufacturing method thereof |
CN110690160A (en) * | 2019-10-16 | 2020-01-14 | 上海先方半导体有限公司 | Chip protection structure and manufacturing method thereof |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6300223B1 (en) * | 1996-12-12 | 2001-10-09 | Winbond Electronics Corp. | Method of forming die seal structures having substrate trenches |
US6412786B1 (en) * | 1999-11-24 | 2002-07-02 | United Microelectronics Corp. | Die seal ring |
US6566736B1 (en) * | 2001-11-30 | 2003-05-20 | Advanced Micro Devices, Inc. | Die seal for semiconductor device moisture protection |
US20040026785A1 (en) * | 2002-08-12 | 2004-02-12 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device |
US20050026397A1 (en) * | 2003-07-28 | 2005-02-03 | International Business Machines Corporation | Crack stop for low k dielectrics |
US20060012012A1 (en) * | 2004-07-15 | 2006-01-19 | Ping-Wei Wang | Semiconductor device with crack prevention ring and method of manufacture thereof |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000277465A (en) * | 1999-03-26 | 2000-10-06 | Sanyo Electric Co Ltd | Manufacture of semiconductor device |
JP2002043423A (en) * | 2000-07-24 | 2002-02-08 | Tokyo Ohka Kogyo Co Ltd | Method for processing film and method for manufacturing semiconductor device using the same |
KR20020017038A (en) | 2000-08-28 | 2002-03-07 | 곽봉열 | Method for servicing free advertisements and a free call on the internet and system therefor |
JP4118029B2 (en) * | 2001-03-09 | 2008-07-16 | 富士通株式会社 | Semiconductor integrated circuit device and manufacturing method thereof |
TW517335B (en) | 2001-12-25 | 2003-01-11 | Taiwan Semiconductor Mfg | Pattern assembly structure for stress release |
JP4250006B2 (en) * | 2002-06-06 | 2009-04-08 | 富士通マイクロエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
US6876062B2 (en) * | 2002-06-27 | 2005-04-05 | Taiwan Semiconductor Manufacturing Co., Ltd | Seal ring and die corner stress relief pattern design to protect against moisture and metallic impurities |
JP3961398B2 (en) * | 2002-10-30 | 2007-08-22 | 富士通株式会社 | Semiconductor device |
US7056826B2 (en) * | 2003-01-07 | 2006-06-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of forming copper interconnects |
JP4502173B2 (en) * | 2003-02-03 | 2010-07-14 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
JP3621400B2 (en) * | 2003-03-03 | 2005-02-16 | 松下電器産業株式会社 | Solid-state imaging device and manufacturing method thereof |
JP4519411B2 (en) * | 2003-04-01 | 2010-08-04 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
-
2004
- 2004-09-13 US US10/940,504 patent/US7777338B2/en active Active
-
2005
- 2005-08-03 US US11/196,184 patent/US20060055002A1/en not_active Abandoned
- 2005-09-13 CN CNB2005101026762A patent/CN100401501C/en active Active
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6300223B1 (en) * | 1996-12-12 | 2001-10-09 | Winbond Electronics Corp. | Method of forming die seal structures having substrate trenches |
US6412786B1 (en) * | 1999-11-24 | 2002-07-02 | United Microelectronics Corp. | Die seal ring |
US6566736B1 (en) * | 2001-11-30 | 2003-05-20 | Advanced Micro Devices, Inc. | Die seal for semiconductor device moisture protection |
US20040026785A1 (en) * | 2002-08-12 | 2004-02-12 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device |
US6753608B2 (en) * | 2002-08-12 | 2004-06-22 | Renesas Technology Corp. | Semiconductor device with seal ring |
US20050026397A1 (en) * | 2003-07-28 | 2005-02-03 | International Business Machines Corporation | Crack stop for low k dielectrics |
US20060012012A1 (en) * | 2004-07-15 | 2006-01-19 | Ping-Wei Wang | Semiconductor device with crack prevention ring and method of manufacture thereof |
Cited By (39)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070090547A1 (en) * | 2005-10-11 | 2007-04-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Exclusion zone for stress-sensitive circuit design |
US8624346B2 (en) | 2005-10-11 | 2014-01-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Exclusion zone for stress-sensitive circuit design |
US8829653B2 (en) | 2005-10-11 | 2014-09-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Exclusion zone for stress-sensitive circuit design |
US9691749B2 (en) | 2005-10-11 | 2017-06-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Exclusion zone for stress-sensitive circuit design |
US20070293019A1 (en) * | 2006-06-15 | 2007-12-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Methods of die sawing and structures formed thereby |
US8058151B2 (en) | 2006-06-15 | 2011-11-15 | Taiwan Semiconductor Manufacturing Co., Ltd. | Methods of die sawing |
US20100197114A1 (en) * | 2006-06-15 | 2010-08-05 | Jeng Shin-Puu | Methods of die sawing |
US7732897B2 (en) * | 2006-06-15 | 2010-06-08 | Taiwan Semiconductor Manufacturing Co., Ltd | Methods of die sawing and structures formed thereby |
US20080042155A1 (en) * | 2006-06-28 | 2008-02-21 | Oki Data Corporation | Semiconductor device, LED head and image forming apparatus |
US20080169533A1 (en) * | 2007-01-17 | 2008-07-17 | Jeng Shin-Puu | Die saw crack stopper |
US7646078B2 (en) | 2007-01-17 | 2010-01-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Die saw crack stopper |
US20080179710A1 (en) * | 2007-01-29 | 2008-07-31 | Heng Keong Yip | Semiconductor wafer with improved crack protection |
US7741196B2 (en) | 2007-01-29 | 2010-06-22 | Freescale Semiconductor, Inc. | Semiconductor wafer with improved crack protection |
US20080265378A1 (en) * | 2007-04-27 | 2008-10-30 | Hsin-Hui Lee | Scribe line layout design |
US7952167B2 (en) | 2007-04-27 | 2011-05-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Scribe line layout design |
US8125052B2 (en) | 2007-05-14 | 2012-02-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Seal ring structure with improved cracking protection |
US20080283969A1 (en) * | 2007-05-14 | 2008-11-20 | Jeng Shin-Puu | Seal Ring Structure with Improved Cracking Protection |
US8643147B2 (en) | 2007-11-01 | 2014-02-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Seal ring structure with improved cracking protection and reduced problems |
US20100155879A1 (en) * | 2008-03-12 | 2010-06-24 | Infineon Technologies Ag | Semiconductor device |
US9508812B2 (en) | 2008-03-12 | 2016-11-29 | Infineon Technologies Austria Ag | Semiconductor device |
US8866255B2 (en) * | 2008-03-12 | 2014-10-21 | Infineon Technologies Austria Ag | Semiconductor device with staggered oxide-filled trenches at edge region |
US20090321890A1 (en) * | 2008-06-26 | 2009-12-31 | Jeng Shin-Puu | Protective Seal Ring for Preventing Die-Saw Induced Stress |
US8334582B2 (en) | 2008-06-26 | 2012-12-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Protective seal ring for preventing die-saw induced stress |
US20100123219A1 (en) * | 2008-11-14 | 2010-05-20 | Hsien-Wei Chen | Heat Spreader Structures in Scribe Lines |
US8860208B2 (en) | 2008-11-14 | 2014-10-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Heat spreader structures in scribe lines |
US7906836B2 (en) | 2008-11-14 | 2011-03-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Heat spreader structures in scribe lines |
US20100207251A1 (en) * | 2009-02-18 | 2010-08-19 | Chen-Hua Yu | Scribe Line Metal Structure |
US8368180B2 (en) | 2009-02-18 | 2013-02-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Scribe line metal structure |
US20140239456A1 (en) * | 2010-03-24 | 2014-08-28 | Fujitsu Semiconductor Limited | Semiconductor wafer and its manufacture method, and semiconductor chip |
US9685416B2 (en) * | 2010-03-24 | 2017-06-20 | Fujitsu Semiconductor Limited | Semiconductor wafer and its manufacture method, and semiconductor chip |
US20120068176A1 (en) * | 2010-09-22 | 2012-03-22 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing semiconductor device |
US8492763B2 (en) * | 2010-09-22 | 2013-07-23 | Kabushiki Kaisha Toshiba | Semiconductor device including an edge seal and plural pad pieces |
DE102011055091B4 (en) * | 2010-11-23 | 2017-05-18 | Infineon Technologies Ag | Method for manufacturing a chip, wafer and section of a wafer |
EP2549532A3 (en) * | 2011-07-22 | 2016-12-28 | NXP USA, Inc. | Method of electroplating pads on a semiconductor wafer |
US10134904B2 (en) | 2013-04-10 | 2018-11-20 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device having a flexible substrate and a crack-preventing semiconductor layer |
TWI692108B (en) * | 2013-04-10 | 2020-04-21 | 日商半導體能源研究所股份有限公司 | Semiconductor device and manufacturing method thereof |
TWI699889B (en) * | 2018-08-29 | 2020-07-21 | 日商東芝記憶體股份有限公司 | Semiconductor device |
US11348881B2 (en) | 2019-10-01 | 2022-05-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Device crack-stop structure to prevent damage due to dicing crack |
CN111446202A (en) * | 2020-04-03 | 2020-07-24 | 长江存储科技有限责任公司 | Manufacturing method of semiconductor device isolation ring and semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
CN100401501C (en) | 2008-07-09 |
CN1770432A (en) | 2006-05-10 |
US7777338B2 (en) | 2010-08-17 |
US20060055007A1 (en) | 2006-03-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20060055002A1 (en) | Methods for enhancing die saw and packaging reliability | |
US7456507B2 (en) | Die seal structure for reducing stress induced during die saw process | |
US9812409B2 (en) | Seal ring structure with a metal pad | |
US8058151B2 (en) | Methods of die sawing | |
US8237246B2 (en) | Deep trench crackstops under contacts | |
US7871902B2 (en) | Crack stop trenches | |
US8188574B2 (en) | Pedestal guard ring having continuous M1 metal barrier connected to crack stop | |
US20060278957A1 (en) | Fabrication of semiconductor integrated circuit chips | |
US9401343B2 (en) | Method of processing a semiconductor wafer | |
US20090140391A1 (en) | Seal Ring in Semiconductor Device | |
US7224060B2 (en) | Integrated circuit with protective moat | |
US8987923B2 (en) | Semiconductor seal ring | |
EP1336200B1 (en) | Integrated circuit wafer with crack-stop features | |
JP2001203172A (en) | Equipment for cutting off semiconductor element from semiconductor wafer | |
EP3576144B1 (en) | Semiconductor device | |
US20080153265A1 (en) | Semiconductor Device Manufactured Using an Etch to Separate Wafer into Dies and Increase Device Space on a Wafer | |
US8093719B1 (en) | Seal ring for preventing crack propagation in integrated circuit devices | |
KR101129818B1 (en) | Semiconductor device | |
US8310032B2 (en) | Wafer and method of manufacturing semiconductor device | |
EP0567937A2 (en) | High reliability die processing | |
CN118231222A (en) | Semiconductor structure, forming method thereof and forming method of chip | |
CN117080169A (en) | Integrated circuit element and manufacturing method thereof | |
KR20020059121A (en) | Method for fabricating Image Sensor | |
JP2006005213A (en) | Semiconductor device and manufacturing method thereof | |
US20030030130A1 (en) | Semiconductor device with mechanical stress protection during wafer cutting, and manufacturing process thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TAIW Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YAO, CHIH-HSIANG;WAN, WEN-KAI;HUANG, TAI-CHUN;AND OTHERS;REEL/FRAME:017503/0885;SIGNING DATES FROM 20050720 TO 20050726 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |