US20020100941A1 - Thin-film semiconductor device and method of manufacturing the same - Google Patents

Thin-film semiconductor device and method of manufacturing the same Download PDF

Info

Publication number
US20020100941A1
US20020100941A1 US10/059,144 US5914402A US2002100941A1 US 20020100941 A1 US20020100941 A1 US 20020100941A1 US 5914402 A US5914402 A US 5914402A US 2002100941 A1 US2002100941 A1 US 2002100941A1
Authority
US
United States
Prior art keywords
semiconductor
layer
separation
film
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/059,144
Other languages
English (en)
Inventor
Takao Yonehara
Kiyofumi Sakaguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Assigned to CANON KABUSHIKI KAISHA reassignment CANON KABUSHIKI KAISHA ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SAKAGUCHI, KIYOFUMI, YONEHARA, TAKAO
Publication of US20020100941A1 publication Critical patent/US20020100941A1/en
Priority to US11/100,605 priority Critical patent/US7029950B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/3063—Electrolytic etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68359—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during manufacture of interconnect decals or build up layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68363—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used in a transfer process involving transfer directly from an origin substrate to a target substrate without use of an intermediate handle substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68368—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used in a transfer process involving at least two transfer steps, i.e. including an intermediate handle substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/83001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a temporary auxiliary member not forming part of the bonding apparatus
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83191—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01039—Yttrium [Y]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01072—Hafnium [Hf]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01075—Rhenium [Re]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/0665—Epoxy resin
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/1026—Compound semiconductors
    • H01L2924/1032—III-V
    • H01L2924/10329—Gallium arsenide [GaAs]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor

Definitions

  • the present invention relates to a thin-film semiconductor device and a method of manufacturing the same.
  • the integrated circuit and the like are formed only on the upper surface of the silicon substrate. Most parts are ground and wasted. Such a technique does not allow effectively using limited resources.
  • a normal semiconductor chip itself has no flexibility. If it is to be mounted on a thin device such as an IC card, the bending strength must be increased. This is because a portable device such as an IC card may receive a bending force when it is accommodated. Hence, an LSI chip and the like which are mounted on a thin device must be thin from the viewpoint of heat dissipation and mechanical flexibility.
  • Japanese Patent Laid-Open No. 9-312349 describes a technique for a flexible LSI chip using separation by a porous layer.
  • a device formation layer 10 is formed on a semiconductor substrate 11 via a porous layer 12 .
  • the device formation layer and holding substrate 16 are bonded via an adhesive 17 .
  • an external force in a direction in which the semiconductor substrate 11 and holding substrate 16 are separated from each other is applied between the semiconductor substrate 11 and the holding substrate 16 .
  • separation occurs at the mechanically weak porous layer 12 , and the device formation layer 10 separates from the semiconductor substrate 11 together with the holding substrate 16 (FIG. 6B).
  • a dicing film 18 that stretches when pulled in the planar direction is jointed to the rigid holding substrate 16 side. Dicing is performed using a dicing apparatus to form a kerf 19 from the device formation layer side (FIG. 6C) . After that, the dicing film is stretched in the planar direction to separate chips. Thus, thin LSI chips are completed.
  • a stain may be partially locally applied to the semiconductor element and/or semiconductor integrated circuit which is formed in advance to adversely affect the device characteristics.
  • the present invention has been made in consideration of the above situation, and has as its object to provide a thin-film semiconductor device manufacturing method with a reduced influence on a device formation layer in separation and a thin-film semiconductor device that can be formed by the method.
  • a method of manufacturing a thin-film semiconductor device comprising the step of preparing a member having a semiconductor film with a semiconductor element and/or semiconductor integrated circuit on a separation layer, the separation step of separating the member at the separation layer by a pressure of a fluid, and the chip forming step of, after the separation step, forming the semiconductor film into chips.
  • the member may be a member obtained by forming a porous layer on a surface of a semiconductor substrate, forming the semiconductor film on a surface of the porous layer, and then forming the semiconductor element and/or semiconductor integrated circuit, or a member obtained by forming the semiconductor element and/or semiconductor integrated circuit on a surface of a semiconductor substrate and implanting ions from the surface side to a predetermined depth to form the separation layer.
  • the separation layer remaining on the semiconductor film side may be removed, and then, the chip forming step may be executed.
  • the step of removing the separation layer remaining on the semiconductor film side may be executed.
  • a method of manufacturing a thin-film semiconductor device comprising the step of preparing a member having a semiconductor film with a semiconductor element and/or semiconductor integrated circuit on a separation layer, the chip forming step of forming the member into chips in desired regions, and the separation step of, after the chip forming step, separating the member at the separation layer.
  • a thin-film device can be formed by separation at the separation layer only for a non-defective chip. Hence, the member can be efficiently separated independently of the wafer area.
  • a thin-film semiconductor device obtaining by processing a member having a semiconductor film with a semiconductor element and/or semiconductor integrated circuit on a separation layer, the process comprising the separation step of separating the member at the separation layer by a pressure of a fluid, and the chip forming step of, after the separation step, forming the semiconductor film into chips.
  • a thin-film semiconductor device obtaining by processing a member having a semiconductor film with a semiconductor element and/or semiconductor integrated circuit on a separation layer, the process comprising the chip forming step of forming the member into chips in desired regions, and the separation step of, after the chip forming step, separating the member at the separation layer.
  • FIGS. 1A to 1 G are schematic sectional views showing an embodiment of the present invention.
  • FIGS. 2A to 2 F are schematic sectional views showing another embodiment of the present invention.
  • FIGS. 3A to 3 D are schematic sectional views showing an example of the embodiment of the present invention.
  • FIGS. 4A to 4 H are schematic sectional views showing an example of the embodiment of the present invention.
  • FIGS. 5A to 5 C are schematic sectional views showing an example of the embodiment of the present invention.
  • FIGS. 6A to 6 C are schematic sectional views showing a prior art.
  • a member 120 having a semiconductor film 110 with semiconductor elements and/or semiconductor integrated circuits 140 on a semiconductor region 130 via a separation layer 100 is prepared.
  • a method of forming the semiconductor elements and/or semiconductor integrated circuits 140 on the semiconductor film 110 will be described later.
  • the member 120 is separated at the separation layer 100 . More specifically, a pressure by a fluid is applied to the side surface of the separation layer 100 .
  • a pressure preferably, a fluid formed from a liquid or gas is injected to the side surface of the separation layer 100 as high-pressure jet, or a static pressure is applied to the separation layer 100 .
  • the member 120 may be bonded to a support member 300 via an adhesive layer 310 (FIG. 1B).
  • the step of bonding the member to the support member 300 may be omitted.
  • the adhesive layer an epoxy-based adhesive or another adhesive can be used.
  • the member 120 is separated at the separation layer 100 (FIG. 1C).
  • the separation layer 100 is partitioned to desired semiconductor elements and/or semiconductor integrated circuits by kerfs to form chips (FIG. 1D), thereby obtaining one or a plurality of thin-film semiconductor devices 350 .
  • cracks in the planar direction are formed in the separation layer 100 to separate the thin-film semiconductor devices 350 as chips from the member 120 .
  • the bottom surface of each kerf in FIG. 1D need not always reach the adhesive layer 310 .
  • the support member 300 is made of a stretchable material. In this case, even when the semiconductor film 110 is not completely separated, the chips can be extracted by stretching the support member 300 .
  • portions 111 of the separation layer 100 remain on the thin-film semiconductor devices 350 .
  • the remaining portions 111 may be removed by polishing, grinding, or etching. Instead polishing or the like, annealing in an atmosphere containing hydrogen may be executed.
  • the remaining portions 111 on the bottom surfaces of the thin-film semiconductor devices 350 may be, e.g., individually removed.
  • the thin-film semiconductor device 350 can be mounted on a support substrate 170 via the remaining separation layer 111 , as shown in FIG. 1F, or can be transferred onto a plastic card, as shown in FIG. 1G.
  • Reference numeral 180 denotes a sealing resin; 190 , a wire; 200 , a sealing resin/film; and 210 , a plastic card. Since the remaining separation layer can serve as a gettering site, the resistance against metal contamination during the processes increases.
  • FIGS. 4A to 4 H are enlarged views of a region 500 in FIG. 1B and regions related to it.
  • FIG. 4A shows a state wherein the device layer 140 and support member 300 are bonded via the adhesive layer 310 .
  • FIG. 4B shows a state wherein separation was performed at the separation layer 100 .
  • FIG. 4C shows a state wherein the structure formed by bonding the support member 300 and device layer 140 is mounted on a package board 510 .
  • Reference numeral 515 denotes an adhesive layer.
  • FIG. 4D shows a state wherein the semiconductor element and/or semiconductor integrated circuit 140 is separated from the support member 300 .
  • FIG. 4E shows a detailed example of a structure obtained by connecting the package board 510 and device layer by an interconnection 520 .
  • FIG. 4F shows an example in which the device is mounted on an IC card 530 .
  • an opposite side of the device layer 140 is bonded to the package board as a bonding surface.
  • the device layer 140 side may be bonded to the package board as a bonding surface, as shown in FIGS. 4G and 4H.
  • a method using a porous layer formed by anodizing or a method using an ion-implanted layer formed by implanting ions of hydrogen, nitrogen, or a rare gas such as helium is mainly used.
  • a silicon substrate is anodized to form the porous layer 100 functioning as a separation layer on the surface.
  • the semiconductor film 110 is formed on the porous layer by CVD or the like, a semiconductor element and/or semiconductor integrated circuit is formed on the semiconductor film 110 by a normal semiconductor manufacturing process.
  • the member 120 is obtained.
  • a semiconductor element and/or semiconductor integrated circuit is formed on the surface of a silicon substrate (or epitaxial wafer).
  • a protective film is formed on the surface of the element or the like as needed, hydrogen ions are implanted to a desired depth to form an ion-implanted layer functioning as a separation layer.
  • the member 120 is obtained.
  • a device may be formed in a region on the substrate surface side after the ion-implanted layer is formed at a predetermined depth from the silicon substrate surface. If the dose is large, a separation phenomenon may occur during the device forming process. Hence, the dose is reduced (and annealing is then performed as needed) for design not to cause separation during the device forming process.
  • a plurality of porous layers having different porosities may be formed.
  • a two-layered structure including a high-porosity layer and low-porosity layer from the semiconductor region 130 side may be formed.
  • a three-layered structure including a first low-porosity layer, high-porosity layer, and second low-porosity layer from the semiconductor region 130 side may be formed.
  • the porosity of a high-porosity layer can be 10% to 90%.
  • the porosity of a low-porosity layer can be 0% to 70%.
  • a protective film forming process of forming a protective film such as a nitride film or oxide film on the inner walls of pores in the porous layer or an annealing process in an atmosphere containing hydrogen is preferably performed before growing the semiconductor film 110 on the porous layer. It is also preferable to execute the annealing process after the protective film forming process.
  • the semiconductor film 110 is preferably slowly grown at 20 nm/min or less to a predetermined thickness (e.g., 10 nm).
  • the semiconductor film 110 a non-porous single-crystal silicon thin film or a compound semiconductor film such as a GaAs, InP, or GaN film can be used.
  • a non-porous single-crystal silicon thin film or a compound semiconductor film such as a GaAs, InP, or GaN film.
  • the semiconductor film is made of single-crystal silicon, SiH 2 Cl 2 , SiHCl 3 , SiCl 4 , SiH 4 , or HCl gas may be added as a source gas.
  • the forming method is not limited to CVD, and MBE or sputtering can also be used.
  • second annealing is preferably executed at a temperature higher than that for the first annealing before the thin film is grown.
  • the first annealing temperature can be 800° C. to 1,000° C.
  • the second annealing temperature can be 900° C. to melting point.
  • pores on the surface of the porous layer can be sufficiently sealed.
  • the first annealing may be executed at 950° C.
  • the second annealing may be executed at 1,100° C.
  • the member 120 not only a single-crystal silicon wafer prepared by the CZ method, MCZ method, or FZ method but also a wafer having a substrate surface annealed in hydrogen or epitaxial silicon wafer can also be used. Not only silicon but also a compound semiconductor substrate such as a GaAs substrate or InP substrate can be used.
  • an element such as a CMOS, bipolar transistor, diode, coil, or capacitor, or a semiconductor integrated circuit such as a DRAM, microprocessor, logic IC, or memory can be formed.
  • the application purposes of the element or circuit include an electronic circuit, oscillation circuit, light receiving/emitting element, optical waveguide, and various sensors.
  • a trench or LOCOS (local oxidation) portion used for element isolation is also preferably made to reach the porous layer.
  • Portions between the prospective separated chips may be subjected to LOCOS or mesa etching to remove the semiconductor film between the chips.
  • a fluid such as a liquid or gas, i.e., high-pressure fluid jet is injected to the side surface of the separation layer.
  • a liquid such as water, an etchant, or alcohol, or a gas such as air, nitrogen gas, or argon gas can be used.
  • An ultrasonic vibration may be applied in separation.
  • the porous layer or ion-implanted layer serving as a separation layer may be exposed.
  • a closed space forming member for forming a closed space by surrounding at least part of the peripheral portion of the member, and a pressure application mechanism capable of applying a pressure higher than that of the external space into the closed space are required.
  • a microcavity layer formed by ion implantation coagulates.
  • a chip may be separated using this phenomenon in addition to a pressure by a fluid.
  • the structure may be heated by a CO 2 laser or the like.
  • a normal dicing apparatus can be used.
  • etching laser abrasion, ultrasonic cutter, or high-pressure jet (e.g., water jet) can be used.
  • high-pressure jet e.g., water jet
  • etching HF+H 2 O 2 , HF+HNO 3 , or an alkali solution can be used as an etchant.
  • the laser are a YAG laser, CO 2 laser, and excimer laser.
  • a member 120 having a semiconductor film 110 with semiconductor elements and/or semiconductor integrated circuits 140 on a semiconductor region 130 via a separation layer 100 is prepared. (FIG. 2A).
  • the member 120 is bonded to a support member 300 via an adhesive layer 310 , as needed (FIG. 2B).
  • kerfs 400 are formed in the member 120 from the semiconductor region 130 side to separate the member into desired semiconductor elements and/or semiconductor integrated circuits, thereby forming chips (FIG. 2B).
  • the bottom surface of each kerf preferably reaches a portion near the interface between the semiconductor film 110 and the support member 300 or a portion near the adhesive layer 310 .
  • a small semiconductor region 500 formed as a chip is separated from the member 120 (FIG. 2C).
  • a thin-film semiconductor device is manufactured.
  • FIGS. 2D to 2 F show an example of a method of packaging the thin-film semiconductor device 500 .
  • the small semiconductor region 500 is mounted on a plastic card. After the small semiconductor region 500 is separated at a separation layer 115 , the resultant structure is sealed by a resin 200 .
  • the packaging method is not limited to this.
  • the small semiconductor region 500 may be extracted, as shown in FIG. 3A, separated by forming a crack in the planar direction in the separation layer 115 (FIG. 3B), and mounted on a substrate 215 .
  • the semiconductor element side may face upward, as shown in FIG. 3C, or may be used as a bonding surface, as shown in FIG. 3D.
  • the separation step is executed after a chip is formed, i.e., after the separation area is largely decreased as compared to the entire silicon wafer.
  • an external force such as a tensile force, compression force, or shearing force may be used.
  • the region is separated using the above-described fluid.
  • the region may be separated by heating the separation layer 115 .
  • the separation layer is also preferably locally heated using a laser or the like.
  • the separation step is executed after the chip forming step, as in this embodiment, local stress concentration to a semiconductor element can be reduced as compared to a case wherein a large-area portion is separated at once. Additionally, when only non-defective chips are separated, the yield can be improved.
  • a p-type single-crystal Si substrate having a resistivity of 0.01 ⁇ cm was prepared.
  • the substrate surface was anodized in an HF solution.
  • the anodizing conditions were
  • the porosity of the porous Si layer was adjusted such that a high-quality epitaxial Si layer could be formed on the porous Si layer and the porous Si layer could be used as a separation layer. More specifically, the porosity was 20%.
  • the thickness of the porous Si layer is not limited to the above thickness and may be several hundred ⁇ m to 0.1 ⁇ m.
  • the type of the single-crystal Si substrate is not limited to the p type and may be n type.
  • the resistivity of the substrate is not limited to the particular value.
  • the substrate typically has a resistivity ranges from 0.001 to 50 ⁇ cm, preferably from 0.005 to 1 ⁇ cm, and more preferably from 0.005 to 0.1 ⁇ cm.
  • This single-crystal Si substrate was oxidized in an oxygen atmosphere at 400° C. for 1 hr.
  • the inner walls of pores in the porous Si layer were covered with a thermal oxide film.
  • the surface of the porous Si layer was dipped in hydrofluoric acid to remove only the oxide film on the surface of the porous Si layer while leaving the oxide film on the inner walls of the pores.
  • a 3- ⁇ m thick single-crystal Si layer was epitaxially grown on the porous Si layer by CVD (Chemical Vapor Deposition). The growth conditions were
  • Source gas SiH 2 Cl 2 /H 2
  • the single-crystal Si layer may be grown on the porous Si layer to have a thickness ranges from several nm to several hundred ⁇ m in accordance with applications or devices to be manufactured.
  • annealing was executed in an atmosphere containing hydrogen. The purpose was to seal surface pores.
  • small Si atoms may be added by a source gas or the like to compensate for atoms for surface pore sealing.
  • a resultant member can be handled as a wafer that is identical to a normal epitaxial wafer. Only a different point is that the porous Si layer is formed under the epitaxial layer. A circuit such as a microprocessor, logic IC, or memory was formed on the epitaxial layer. With the same processes as in normal manufacturing, an LSI having performance identical to a conventional LSI could be formed. After epitaxial growth and before device region formation, it is also preferable to anneal the structure in a hydrogen atmosphere.
  • a Si region of the porous Si layer is depleted and has a high resistance. With this structure, high-speed operation and low power consumption of a device can be realized as if an SOI were used.
  • Example 1 The thus formed LSI is normally subjected to lower-surface grinding and chip formation by dicing.
  • Example 1 the entire wafer was separated into the substrate side and LSI side at a porous Si layer formed in advance.
  • separation a fluid pressure was used. More specifically, separation was performed by injecting high-pressure water jet to the side surface of the porous Si layer.
  • a fluid for example, a gas, a liquid, or a gas or liquid containing solid granules or powder can preferably be used.
  • a fluid for example, a gas, a liquid, or a gas or liquid containing solid granules or powder
  • water jet to be referred to as “WJ” hereinafter
  • air jet, nitrogen gas jet or another gas jet, liquid jet except water, liquid jet containing ice or plastic pieces or abrasives, or a static pressure thereof may be applied.
  • WJ water jet
  • air jet, nitrogen gas jet or another gas jet, liquid jet except water, liquid jet containing ice or plastic pieces or abrasives, or a static pressure thereof may be applied.
  • As a characteristic feature of a fluid it can enter a very small gap to increase the internal pressure and also distribute the external pressure.
  • a portion that is most readily separated can be selectively separated. This is an optimum means for separating the entire thin layer on which semiconductor devices have already been formed, as in the present invention.
  • the surface side is preferably supported by another support member.
  • a flexible sheet, glass substrate, plastic substrate, metal substrate, or another semiconductor substrate can be used.
  • Such a support member is bonded to the device formation surface side of the substrate with an adhesive.
  • a fluid was applied to a portion near the edge of the first substrate supported by the support member to separate the entire porous Si layer.
  • the porous Si layer is preferably exposed to the edge of the first substrate.
  • a fluid pressure can be more efficiently applied to the porous Si layer.
  • the porous Si remaining on the device layer side may be removed or not.
  • FIG. 5A shows a schematic view.
  • Reference numeral 510 denotes a package board; 520 , an interconnection; 141 , trench isolation; 142 , a bipolar transistor; 143 , well isolation; 144 , a PMOS transistor; 145 , an NMOS transistor.
  • the trench isolation 141 may reach a separation layer 100 .
  • an IC card When a semiconductor device is directly mounted on a plastic card, an IC card can be formed.
  • FIG. 5B shows an example in which the device is mounted on an IC card while making the device layer side face upward.
  • FIG. 5C shows an example in which the device layer side faces downward.
  • the heat dissipation properties can be greatly improved as compared to a conventional back grinder scheme.
  • the thickness of the wafer that can be achieved by back-grinding the back surface of the wafer using the back grinder is to a several hundred Em.
  • OEIC OptoElectronic Integrated Circuits
  • the chip size is preferably 10 cm ⁇ 10 cm or less, more preferably, 5 cm ⁇ 5 cm or less, and most preferably 2 cm ⁇ 2 cm or less.
  • the single-crystal Si substrate that remained after separation could be re-used in the same process after surface re-polishing, etching, or annealing in an atmosphere containing hydrogen was executed as needed.
  • the substrate may be used for another purpose.
  • Example 1 a single porous layer was used. In Example 2, two porous layers having different porosities were formed.
  • a high-porosity layer having a porosity of 45% and a low-porosity layer having a porosity of 20% were formed from the single-crystal silicon substrate side. After that, an epitaxial silicon layer was formed on the low-porosity layer under the same conditions as in Example 1, and an integrated circuit and the like were formed.
  • the thicknesses of the two porous layers need not always be 6 ⁇ m/3 ⁇ m.
  • the thicknesses can be changed by changing the anodizing conditions.
  • another alcohol such as IPA (isopropyl alcohol) may be used.
  • An alcohol serving as a surfactant aims at preventing reactive bubbles from sticking to a wafer surface.
  • a surfactant other than an alcohol may be used.
  • surface sticking bubbles may be removed by an ultrasonic wave without adding any surfactant.
  • Example 2 After separation, the same chip forming step as in Example 1 was performed to manufacture a thin-film semiconductor device.
  • a p-type single-crystal Si substrate having a resistivity of 14 ⁇ cm was prepared.
  • the plane orientation was ⁇ 100>.
  • a circuit formation layer for a microprocessor, logic IC, memory, or the like was formed on the surface of the single-crystal Si substrate.
  • Hydrogen ions were implanted from the circuit formation layer side to a predetermined depth (in Example 3, a depth of 0.5 ⁇ m from the surface side), thereby forming an ion-implanted layer.
  • the dose was several 10 16 to 10 17 /cm 2 .
  • a protective film of SiO 2 may be formed on the uppermost surface by CVD.
  • the device formation layer and a plastic substrate (or a glass substrate, Si substrate, flexible film, or adhesive tape) serving as a support member were bonded with an adhesive. After that, nitrogen ions were injected to the side surface of the ion-implanted layer to execute the separation step.
  • the chip forming step was performed, as in Example 1, to form an IC card.
  • a p-type single-crystal Si substrate having a resistivity of 0.01 ⁇ cm was prepared.
  • the substrate surface was anodized in an HF solution.
  • the anodizing conditions were
  • a high-porosity layer having a porosity of 45% and a low-porosity layer having a porosity of 20% were formed from the single-crystal silicon substrate side.
  • an epitaxial silicon layer was formed on the low-porosity layer under the same conditions as in Example 1, and an integrated circuit and the like were formed.
  • the device layer side was bonded to a plastic substrate (or a glass substrate, Si substrate, flexible film, or adhesive tape) serving as a support member with an adhesive.
  • dicing, i.e., chip formation was performed from an opposite side of the epitaxial layer, i.e., the single-crystal silicon substrate side, thereby separating the substrate into small regions.
  • the above-described adhesive was, e.g., melted, as needed, to extract a chip.
  • the chip was mounted on a package board such that the device layer side was used as a bonding surface. After that, a tensile force was applied to separate the substrate at the separation layer. In this way, a thin-film semiconductor device could be formed on the package board.
  • This chip was sealed with a plastic resin to form an IC card.
  • the separation step in forming a thin-film semiconductor device is executed using a fluid or executed after a silicon wafer is formed into desired small regions. With this process, a thin-film semiconductor device can be manufactured with a reduced influence on the device formation layer in separation.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Dicing (AREA)
  • Thin Film Transistor (AREA)
  • Recrystallisation Techniques (AREA)
US10/059,144 2001-01-31 2002-01-31 Thin-film semiconductor device and method of manufacturing the same Abandoned US20020100941A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/100,605 US7029950B2 (en) 2001-01-31 2005-04-07 Thin-film semiconductor device and method of manufacturing the same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2001-023847 2001-01-31
JP2001023847A JP4803884B2 (ja) 2001-01-31 2001-01-31 薄膜半導体装置の製造方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11/100,605 Continuation US7029950B2 (en) 2001-01-31 2005-04-07 Thin-film semiconductor device and method of manufacturing the same

Publications (1)

Publication Number Publication Date
US20020100941A1 true US20020100941A1 (en) 2002-08-01

Family

ID=18889079

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/059,144 Abandoned US20020100941A1 (en) 2001-01-31 2002-01-31 Thin-film semiconductor device and method of manufacturing the same
US11/100,605 Expired - Fee Related US7029950B2 (en) 2001-01-31 2005-04-07 Thin-film semiconductor device and method of manufacturing the same

Family Applications After (1)

Application Number Title Priority Date Filing Date
US11/100,605 Expired - Fee Related US7029950B2 (en) 2001-01-31 2005-04-07 Thin-film semiconductor device and method of manufacturing the same

Country Status (3)

Country Link
US (2) US20020100941A1 (ja)
EP (1) EP1229582A3 (ja)
JP (1) JP4803884B2 (ja)

Cited By (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6677183B2 (en) * 2001-01-31 2004-01-13 Canon Kabushiki Kaisha Method of separation of semiconductor device
US20040124542A1 (en) * 2002-12-26 2004-07-01 Hideaki Kuwabara Semiconductor device and method for manufacturing the same
US6800871B2 (en) 2001-12-27 2004-10-05 Canon Kabushiki Kaisha Display device and process of producing the same
US20040212012A1 (en) * 2003-01-22 2004-10-28 Shunpei Yamazaki Semiconductor device
US20040238827A1 (en) * 2003-03-14 2004-12-02 Toru Takayama Semiconductor device and method for manufacturing the same
US20040251462A1 (en) * 2003-06-12 2004-12-16 Canon Kabushiki Kaisha Thin film transistor and method of fabricating the same
US20040259315A1 (en) * 2003-06-09 2004-12-23 Canon Kabushiki Kaisha Semiconductor substrate, semiconductor device, and method of manufacturing the same
US6891578B2 (en) 2001-01-31 2005-05-10 Canon Kabushiki Kaisha Method of manufacturing a thin-film semiconductor device used for a display region and peripheral circuit region
US20050124137A1 (en) * 2003-05-07 2005-06-09 Canon Kabushiki Kaisha Semiconductor substrate and manufacturing method therefor
US20050132332A1 (en) * 2003-12-12 2005-06-16 Abhay Sathe Multi-location coordinated test apparatus
US20050148122A1 (en) * 2003-05-06 2005-07-07 Canon Kabushiki Kaisha Substrate, manufacturing method therefor, and semiconductor device
US20050202595A1 (en) * 2001-01-31 2005-09-15 Canon Kabushiki Kaisha Thin-film semiconductor device and method of manufacturing the same
US20050280119A1 (en) * 2004-06-22 2005-12-22 Canon Kabushiki Kaisha Integrated circuit chip manufacturing method and semiconductor device
US20060022321A1 (en) * 2004-07-28 2006-02-02 Renesas Technology Corp. Semiconductor chip having gettering layer, and method for manufacturing the same
US20070063281A1 (en) * 2002-03-26 2007-03-22 Sharp Kabushiki Kaisha Semiconductor device and manufacturing method thereof, SOI substrate and display device using the same, and manufacturing method of the SOI substrate
US20070176622A1 (en) * 2004-03-04 2007-08-02 Semiconductor Energy Laboratory Co., Ltd. Id chip and ic card
US20080261379A1 (en) * 2007-04-20 2008-10-23 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate and semiconductor device
US20090075456A1 (en) * 2007-09-14 2009-03-19 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate and method for manufacturing semiconductor device
US7508034B2 (en) 2002-09-25 2009-03-24 Sharp Kabushiki Kaisha Single-crystal silicon substrate, SOI substrate, semiconductor device, display device, and manufacturing method of semiconductor device
US20090098739A1 (en) * 2007-10-10 2009-04-16 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing soi substrate
US20090102024A1 (en) * 2005-05-13 2009-04-23 Sharp Kabushiki Kaisha Semiconductor device and method for fabricating same
US20090142905A1 (en) * 2007-12-03 2009-06-04 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing soi substrate
US20100244136A1 (en) * 2007-12-27 2010-09-30 Sharp Kabushiki Kaisha Semiconductor device, single-crystal semiconductor thin film-including substrate, and production methods thereof
US20120200168A1 (en) * 2011-02-07 2012-08-09 The Trustees Of Princeton University System and method for interfacing large-area electronics with integrated circuit devices
US9781783B2 (en) 2011-04-15 2017-10-03 Semiconductor Energy Laboratory Co., Ltd. Light-emitting device, display device, light-emitting system, and display system
CN111463172A (zh) * 2019-01-21 2020-07-28 瀚宇彩晶股份有限公司 电子装置的制作方法
US11355340B2 (en) * 2019-07-19 2022-06-07 Iqe Plc Semiconductor material having tunable permittivity and tunable thermal conductivity

Families Citing this family (78)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6682955B2 (en) * 2002-05-08 2004-01-27 Micron Technology, Inc. Stacked die module and techniques for forming a stacked die module
US6907176B2 (en) * 2002-06-24 2005-06-14 Dow Corning Corporation Planar optical waveguide assembly and method of preparing same
JP4837240B2 (ja) * 2002-09-25 2011-12-14 シャープ株式会社 半導体装置
US7056810B2 (en) * 2002-12-18 2006-06-06 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor apparatus, and semiconductor apparatus and electric appliance
US6759277B1 (en) * 2003-02-27 2004-07-06 Sharp Laboratories Of America, Inc. Crystalline silicon die array and method for assembling crystalline silicon sheets onto substrates
JP2004288834A (ja) * 2003-03-20 2004-10-14 Fujitsu Ltd 電子部品の実装方法、実装構造及びパッケージ基板
EP1620583A4 (en) * 2003-05-06 2009-04-22 Canon Kk SEMICONDUCTOR SUBSTRATE, SEMICONDUCTOR DEVICE, LUMINOUS DIODE AND MANUFACTURING METHOD THEREFOR
JP2005026472A (ja) * 2003-07-02 2005-01-27 Sharp Corp 半導体装置の製造方法
JP2005136214A (ja) * 2003-10-30 2005-05-26 Nec Corp 薄膜デバイス基板の製造方法
JP4771510B2 (ja) * 2004-06-23 2011-09-14 キヤノン株式会社 半導体層の製造方法及び基板の製造方法
US7495313B2 (en) * 2004-07-22 2009-02-24 Board Of Trustees Of The Leland Stanford Junior University Germanium substrate-type materials and approach therefor
JP4838504B2 (ja) 2004-09-08 2011-12-14 キヤノン株式会社 半導体装置の製造方法
TWI570900B (zh) 2006-09-29 2017-02-11 半導體能源研究所股份有限公司 半導體裝置的製造方法
US8137417B2 (en) 2006-09-29 2012-03-20 Semiconductor Energy Laboratory Co., Ltd. Peeling apparatus and manufacturing apparatus of semiconductor device
JP5171016B2 (ja) * 2006-10-27 2013-03-27 キヤノン株式会社 半導体部材、半導体物品の製造方法、その製造方法を用いたｌｅｄアレイ
HK1109708A2 (en) * 2007-04-24 2008-06-13 On Track Innovations Ltd Interface card and apparatus and process for the formation thereof
JP5498670B2 (ja) * 2007-07-13 2014-05-21 株式会社半導体エネルギー研究所 半導体基板の作製方法
JP2009094144A (ja) * 2007-10-04 2009-04-30 Canon Inc 発光素子の製造方法
US20090123743A1 (en) * 2007-11-14 2009-05-14 Guy Shafran Method of manufacture of wire imbedded inlay
US8028923B2 (en) * 2007-11-14 2011-10-04 Smartrac Ip B.V. Electronic inlay structure and method of manufacture thereof
KR100937721B1 (ko) 2008-03-28 2010-01-20 앰코 테크놀로지 코리아 주식회사 Ｗｓｓ를 이용한 반도체 패키지 제조 방법
US20090311849A1 (en) * 2008-06-17 2009-12-17 International Business Machines Corporation Methods of separating integrated circuit chips fabricated on a wafer
FR2936357B1 (fr) * 2008-09-24 2010-12-10 Commissariat Energie Atomique Procede de report de puces sur un substrat.
US20100090008A1 (en) * 2008-10-13 2010-04-15 Oded Bashan Authentication seal
JP5586920B2 (ja) * 2008-11-20 2014-09-10 株式会社半導体エネルギー研究所 フレキシブル半導体装置の作製方法
TWI415222B (zh) * 2009-04-06 2013-11-11 Canon Kk 半導體裝置及其製造方法
US8507966B2 (en) 2010-03-02 2013-08-13 Micron Technology, Inc. Semiconductor cells, arrays, devices and systems having a buried conductive line and methods for forming the same
US9161448B2 (en) 2010-03-29 2015-10-13 Semprius, Inc. Laser assisted transfer welding process
US8546237B2 (en) * 2010-08-31 2013-10-01 Oepic Semiconductors, Inc. Transferring and resizing of epitaxial film arrays and method thereof
US8997832B1 (en) 2010-11-23 2015-04-07 Western Digital (Fremont), Llc Method of fabricating micrometer scale components
US9899329B2 (en) 2010-11-23 2018-02-20 X-Celeprint Limited Interconnection structures and methods for transfer-printed integrated circuit elements with improved interconnection alignment tolerance
JP5839538B2 (ja) * 2011-03-17 2016-01-06 リンテック株式会社 薄型半導体装置の製造方法
US8934259B2 (en) 2011-06-08 2015-01-13 Semprius, Inc. Substrates with transferable chiplets
KR101819133B1 (ko) * 2011-06-30 2018-01-16 삼성전자주식회사 반도체 모듈의 형성 방법 및 이에 의해 형성된 반도체 모듈
US9412727B2 (en) 2011-09-20 2016-08-09 Semprius, Inc. Printing transferable components using microstructured elastomeric surfaces with pressure modulated reversible adhesion
TWI642094B (zh) 2013-08-06 2018-11-21 半導體能源研究所股份有限公司 剝離方法
TWI777433B (zh) 2013-09-06 2022-09-11 日商半導體能源研究所股份有限公司 發光裝置以及發光裝置的製造方法
US9937698B2 (en) 2013-11-06 2018-04-10 Semiconductor Energy Laboratory Co., Ltd. Peeling method and light-emitting device
EP3158583B1 (en) 2014-06-18 2022-01-26 X Display Company Technology Limited Micro assembled led displays
CN117198902A (zh) 2014-07-20 2023-12-08 艾克斯展示公司技术有限公司 用于微转贴印刷的设备及方法
US9799829B2 (en) 2014-07-25 2017-10-24 Semiconductor Energy Laboratory Co., Ltd. Separation method, light-emitting device, module, and electronic device
US9799719B2 (en) 2014-09-25 2017-10-24 X-Celeprint Limited Active-matrix touchscreen
US9991163B2 (en) 2014-09-25 2018-06-05 X-Celeprint Limited Small-aperture-ratio display with electrical component
US9871345B2 (en) 2015-06-09 2018-01-16 X-Celeprint Limited Crystalline color-conversion device
US11061276B2 (en) 2015-06-18 2021-07-13 X Display Company Technology Limited Laser array display
US10133426B2 (en) 2015-06-18 2018-11-20 X-Celeprint Limited Display with micro-LED front light
US9704821B2 (en) 2015-08-11 2017-07-11 X-Celeprint Limited Stamp with structured posts
US10468363B2 (en) 2015-08-10 2019-11-05 X-Celeprint Limited Chiplets with connection posts
US10380930B2 (en) 2015-08-24 2019-08-13 X-Celeprint Limited Heterogeneous light emitter display system
US10230048B2 (en) 2015-09-29 2019-03-12 X-Celeprint Limited OLEDs for micro transfer printing
US10066819B2 (en) 2015-12-09 2018-09-04 X-Celeprint Limited Micro-light-emitting diode backlight system
US9786646B2 (en) 2015-12-23 2017-10-10 X-Celeprint Limited Matrix addressed device repair
JP6822858B2 (ja) 2016-01-26 2021-01-27 株式会社半導体エネルギー研究所 剥離の起点の形成方法及び剥離方法
US10217730B2 (en) 2016-02-25 2019-02-26 X-Celeprint Limited Efficiently micro-transfer printing micro-scale devices onto large-format substrates
US10193025B2 (en) 2016-02-29 2019-01-29 X-Celeprint Limited Inorganic LED pixel structure
US10153256B2 (en) 2016-03-03 2018-12-11 X-Celeprint Limited Micro-transfer printable electronic component
US10153257B2 (en) 2016-03-03 2018-12-11 X-Celeprint Limited Micro-printed display
US10103069B2 (en) 2016-04-01 2018-10-16 X-Celeprint Limited Pressure-activated electrical interconnection by micro-transfer printing
US10008483B2 (en) 2016-04-05 2018-06-26 X-Celeprint Limited Micro-transfer printed LED and color filter structure
US10199546B2 (en) 2016-04-05 2019-02-05 X-Celeprint Limited Color-filter device
US9997501B2 (en) 2016-06-01 2018-06-12 X-Celeprint Limited Micro-transfer-printed light-emitting diode device
US11137641B2 (en) 2016-06-10 2021-10-05 X Display Company Technology Limited LED structure with polarized light emission
US10222698B2 (en) 2016-07-28 2019-03-05 X-Celeprint Limited Chiplets with wicking posts
US11064609B2 (en) 2016-08-04 2021-07-13 X Display Company Technology Limited Printable 3D electronic structure
US9980341B2 (en) 2016-09-22 2018-05-22 X-Celeprint Limited Multi-LED components
US10782002B2 (en) 2016-10-28 2020-09-22 X Display Company Technology Limited LED optical components
US10347168B2 (en) 2016-11-10 2019-07-09 X-Celeprint Limited Spatially dithered high-resolution
US10395966B2 (en) 2016-11-15 2019-08-27 X-Celeprint Limited Micro-transfer-printable flip-chip structures and methods
US10600671B2 (en) 2016-11-15 2020-03-24 X-Celeprint Limited Micro-transfer-printable flip-chip structures and methods
US10224231B2 (en) 2016-11-15 2019-03-05 X-Celeprint Limited Micro-transfer-printable flip-chip structures and methods
US10438859B2 (en) 2016-12-19 2019-10-08 X-Celeprint Limited Transfer printed device repair
US10396137B2 (en) 2017-03-10 2019-08-27 X-Celeprint Limited Testing transfer-print micro-devices on wafer
US11024608B2 (en) 2017-03-28 2021-06-01 X Display Company Technology Limited Structures and methods for electrical connection of micro-devices and substrates
US10700012B2 (en) * 2017-04-14 2020-06-30 Qualcomm Incorporated Porous silicon dicing
US11867754B2 (en) * 2017-07-17 2024-01-09 Cornell University Sonic testing method, apparatus and applications
JP6991673B2 (ja) * 2018-02-27 2022-01-12 株式会社ディスコ 剥離方法
US10796971B2 (en) 2018-08-13 2020-10-06 X Display Company Technology Limited Pressure-activated electrical interconnection with additive repair
US10748793B1 (en) 2019-02-13 2020-08-18 X Display Company Technology Limited Printing component arrays with different orientations

Citations (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US76904A (en) * 1868-04-21 James e
US100941A (en) * 1870-03-15 Improvement in corn-huskers
US622513A (en) * 1899-04-04 Apparatus for manufacturing mirrors
US5071792A (en) * 1990-11-05 1991-12-10 Harris Corporation Process for forming extremely thin integrated circuit dice
US5158818A (en) * 1984-01-30 1992-10-27 National Starch And Chemical Investment Holding Corporation Conductive die attach tape
US5206749A (en) * 1990-12-31 1993-04-27 Kopin Corporation Liquid crystal display having essentially single crystal transistors pixels and driving circuits
US5256562A (en) * 1990-12-31 1993-10-26 Kopin Corporation Method for manufacturing a semiconductor device using a circuit transfer film
US5597766A (en) * 1993-05-27 1997-01-28 Siemens Aktiengesellschaft Method for detaching chips from a wafer
US5757456A (en) * 1995-03-10 1998-05-26 Semiconductor Energy Laboratory Co., Ltd. Display device and method of fabricating involving peeling circuits from one substrate and mounting on other
US5811348A (en) * 1995-02-02 1998-09-22 Sony Corporation Method for separating a device-forming layer from a base body
US5856229A (en) * 1994-03-10 1999-01-05 Canon Kabushiki Kaisha Process for production of semiconductor substrate
US5888882A (en) * 1996-04-04 1999-03-30 Deutsche Itt Industries Gmbh Process for separating electronic devices
US5985742A (en) * 1997-05-12 1999-11-16 Silicon Genesis Corporation Controlled cleavage process and device for patterned films
US6017804A (en) * 1998-01-09 2000-01-25 Lucent Technologies Inc. Method and apparatus for cleaving semiconductor material
US6075280A (en) * 1997-12-31 2000-06-13 Winbond Electronics Corporation Precision breaking of semiconductor wafer into chips by applying an etch process
US6107213A (en) * 1996-02-01 2000-08-22 Sony Corporation Method for making thin film semiconductor
US6136668A (en) * 1996-09-24 2000-10-24 Mitsubishi Denki Kabushiki Kaisha Method of dicing semiconductor wafer
US6171965B1 (en) * 1999-04-21 2001-01-09 Silicon Genesis Corporation Treatment method of cleaved film for the manufacture of substrates
US6186384B1 (en) * 1998-02-27 2001-02-13 Nec Corporation Method of cleaving a brittle material using a point heat source for providing a thermal stress
US6190937B1 (en) * 1996-12-27 2001-02-20 Canon Kabushiki Kaisha Method of producing semiconductor member and method of producing solar cell
US6258698B1 (en) * 1997-03-27 2001-07-10 Canon Kabushiki Kaisha Process for producing semiconductor substrate
US6306729B1 (en) * 1997-12-26 2001-10-23 Canon Kabushiki Kaisha Semiconductor article and method of manufacturing the same
US6331208B1 (en) * 1998-05-15 2001-12-18 Canon Kabushiki Kaisha Process for producing solar cell, process for producing thin-film semiconductor, process for separating thin-film semiconductor, and process for forming semiconductor
US6342433B1 (en) * 1998-02-18 2002-01-29 Canon Kabushiki Kaisha Composite member its separation method and preparation method of semiconductor substrate by utilization thereof
US6382292B1 (en) * 1997-03-27 2002-05-07 Canon Kabushiki Kaisha Method and apparatus for separating composite member using fluid
US6455398B1 (en) * 1999-07-16 2002-09-24 Massachusetts Institute Of Technology Silicon on III-V semiconductor bonding for monolithic optoelectronic integration
US6465329B1 (en) * 1999-01-20 2002-10-15 Amkor Technology, Inc. Microcircuit die-sawing protector and method
US6500731B1 (en) * 1999-09-22 2002-12-31 Canon Kabushiki Kaisha Process for producing semiconductor device module
US6602761B2 (en) * 1998-07-29 2003-08-05 Semiconductor Energy Laboratory Co., Ltd. Process for production of SOI substrate and process for production of semiconductor device
US6627487B2 (en) * 1994-10-07 2003-09-30 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US6677183B2 (en) * 2001-01-31 2004-01-13 Canon Kabushiki Kaisha Method of separation of semiconductor device
US6682990B1 (en) * 1999-09-09 2004-01-27 Canon Kabushiki Kaisha Separation method of semiconductor layer and production method of solar cell
US6682963B2 (en) * 2000-09-14 2004-01-27 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US6713851B1 (en) * 1998-09-02 2004-03-30 Texas Instruments Incorporated Lead over chip semiconductor device including a heat sink for heat dissipation

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55145354A (en) 1979-04-27 1980-11-12 Nec Home Electronics Ltd Separating method of semiconductor pellet
WO1993021663A1 (en) 1992-04-08 1993-10-28 Georgia Tech Research Corporation Process for lift-off of thin film materials from a growth substrate
EP0603973A3 (en) 1992-12-23 1995-06-28 Philips Electronics Nv Semiconductor component having p-n junctions separated by trenches and its manufacturing process.
CN1132223C (zh) * 1995-10-06 2003-12-24 佳能株式会社 半导体衬底及其制造方法
JP3893645B2 (ja) * 1996-03-18 2007-03-14 ソニー株式会社 薄膜半導体装置およびｉｃカードの製造方法
EP1744365B1 (en) 1996-08-27 2009-04-15 Seiko Epson Corporation Exfoliating method and transferring method of thin film device
JP3948035B2 (ja) * 1996-10-18 2007-07-25 ソニー株式会社 張り合わせｓｏｉ基板の作成方法
KR100304161B1 (ko) 1996-12-18 2001-11-30 미다라이 후지오 반도체부재의제조방법
CN1146973C (zh) * 1997-05-12 2004-04-21 硅源公司 受控切分处理
JPH115064A (ja) 1997-06-16 1999-01-12 Canon Inc 試料の分離装置及びその方法並びに基板の製造方法
JP3738798B2 (ja) * 1997-07-03 2006-01-25 セイコーエプソン株式会社 アクティブマトリクス基板の製造方法及び液晶パネルの製造方法
JP3031904B2 (ja) 1998-02-18 2000-04-10 キヤノン株式会社 複合部材とその分離方法、及びそれを利用した半導体基体の製造方法
JP4085459B2 (ja) * 1998-03-02 2008-05-14 セイコーエプソン株式会社 ３次元デバイスの製造方法
US6222513B1 (en) * 1998-03-10 2001-04-24 Xerox Corporation Charge retention islands for electric paper and applications thereof
JP2000188269A (ja) * 1998-10-16 2000-07-04 Canon Inc 部材の分離方法及び分離装置並びに基板の製造方法
FR2784794A1 (fr) * 1998-10-20 2000-04-21 Commissariat Energie Atomique Structure comportant une couche semiconducteur et/ou des elements electroniques sur un support isolant et son procede de fabrication
WO2000063965A1 (en) * 1999-04-21 2000-10-26 Silicon Genesis Corporation Treatment method of cleaved film for the manufacture of substrates
US6664169B1 (en) * 1999-06-08 2003-12-16 Canon Kabushiki Kaisha Process for producing semiconductor member, process for producing solar cell, and anodizing apparatus
JP2001007362A (ja) 1999-06-17 2001-01-12 Canon Inc 半導体基材および太陽電池の製造方法
TW494447B (en) 2000-02-01 2002-07-11 Semiconductor Energy Lab Semiconductor device and manufacturing method thereof
US6518079B2 (en) 2000-12-20 2003-02-11 Lumileds Lighting, U.S., Llc Separation method for gallium nitride devices on lattice-mismatched substrates
JP2002229473A (ja) * 2001-01-31 2002-08-14 Canon Inc 表示装置の製造方法
JP4803884B2 (ja) * 2001-01-31 2011-10-26 キヤノン株式会社 薄膜半導体装置の製造方法

Patent Citations (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US76904A (en) * 1868-04-21 James e
US100941A (en) * 1870-03-15 Improvement in corn-huskers
US622513A (en) * 1899-04-04 Apparatus for manufacturing mirrors
US5158818A (en) * 1984-01-30 1992-10-27 National Starch And Chemical Investment Holding Corporation Conductive die attach tape
US5071792A (en) * 1990-11-05 1991-12-10 Harris Corporation Process for forming extremely thin integrated circuit dice
US5206749A (en) * 1990-12-31 1993-04-27 Kopin Corporation Liquid crystal display having essentially single crystal transistors pixels and driving circuits
US5256562A (en) * 1990-12-31 1993-10-26 Kopin Corporation Method for manufacturing a semiconductor device using a circuit transfer film
US5597766A (en) * 1993-05-27 1997-01-28 Siemens Aktiengesellschaft Method for detaching chips from a wafer
US5856229A (en) * 1994-03-10 1999-01-05 Canon Kabushiki Kaisha Process for production of semiconductor substrate
US6627487B2 (en) * 1994-10-07 2003-09-30 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US5811348A (en) * 1995-02-02 1998-09-22 Sony Corporation Method for separating a device-forming layer from a base body
US5757456A (en) * 1995-03-10 1998-05-26 Semiconductor Energy Laboratory Co., Ltd. Display device and method of fabricating involving peeling circuits from one substrate and mounting on other
US6107213A (en) * 1996-02-01 2000-08-22 Sony Corporation Method for making thin film semiconductor
US5888882A (en) * 1996-04-04 1999-03-30 Deutsche Itt Industries Gmbh Process for separating electronic devices
US6136668A (en) * 1996-09-24 2000-10-24 Mitsubishi Denki Kabushiki Kaisha Method of dicing semiconductor wafer
US6190937B1 (en) * 1996-12-27 2001-02-20 Canon Kabushiki Kaisha Method of producing semiconductor member and method of producing solar cell
US6258698B1 (en) * 1997-03-27 2001-07-10 Canon Kabushiki Kaisha Process for producing semiconductor substrate
US6382292B1 (en) * 1997-03-27 2002-05-07 Canon Kabushiki Kaisha Method and apparatus for separating composite member using fluid
US6475323B1 (en) * 1997-03-27 2002-11-05 Canon Kabushiki Kaisha Method and apparatus for separating composite member using fluid
US6010579A (en) * 1997-05-12 2000-01-04 Silicon Genesis Corporation Reusable substrate for thin film separation
US5985742A (en) * 1997-05-12 1999-11-16 Silicon Genesis Corporation Controlled cleavage process and device for patterned films
US6306729B1 (en) * 1997-12-26 2001-10-23 Canon Kabushiki Kaisha Semiconductor article and method of manufacturing the same
US6075280A (en) * 1997-12-31 2000-06-13 Winbond Electronics Corporation Precision breaking of semiconductor wafer into chips by applying an etch process
US6017804A (en) * 1998-01-09 2000-01-25 Lucent Technologies Inc. Method and apparatus for cleaving semiconductor material
US6342433B1 (en) * 1998-02-18 2002-01-29 Canon Kabushiki Kaisha Composite member its separation method and preparation method of semiconductor substrate by utilization thereof
US6186384B1 (en) * 1998-02-27 2001-02-13 Nec Corporation Method of cleaving a brittle material using a point heat source for providing a thermal stress
US6331208B1 (en) * 1998-05-15 2001-12-18 Canon Kabushiki Kaisha Process for producing solar cell, process for producing thin-film semiconductor, process for separating thin-film semiconductor, and process for forming semiconductor
US6602761B2 (en) * 1998-07-29 2003-08-05 Semiconductor Energy Laboratory Co., Ltd. Process for production of SOI substrate and process for production of semiconductor device
US6713851B1 (en) * 1998-09-02 2004-03-30 Texas Instruments Incorporated Lead over chip semiconductor device including a heat sink for heat dissipation
US6465329B1 (en) * 1999-01-20 2002-10-15 Amkor Technology, Inc. Microcircuit die-sawing protector and method
US6171965B1 (en) * 1999-04-21 2001-01-09 Silicon Genesis Corporation Treatment method of cleaved film for the manufacture of substrates
US6455398B1 (en) * 1999-07-16 2002-09-24 Massachusetts Institute Of Technology Silicon on III-V semiconductor bonding for monolithic optoelectronic integration
US6682990B1 (en) * 1999-09-09 2004-01-27 Canon Kabushiki Kaisha Separation method of semiconductor layer and production method of solar cell
US6500731B1 (en) * 1999-09-22 2002-12-31 Canon Kabushiki Kaisha Process for producing semiconductor device module
US6682963B2 (en) * 2000-09-14 2004-01-27 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US6677183B2 (en) * 2001-01-31 2004-01-13 Canon Kabushiki Kaisha Method of separation of semiconductor device

Cited By (68)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6972215B2 (en) 2001-01-31 2005-12-06 Canon Kabushiki Kaisha Thin-film semiconductor device and method of manufacturing the same
US6677183B2 (en) * 2001-01-31 2004-01-13 Canon Kabushiki Kaisha Method of separation of semiconductor device
US7029950B2 (en) 2001-01-31 2006-04-18 Canon Kabushiki Kaisha Thin-film semiconductor device and method of manufacturing the same
US6891578B2 (en) 2001-01-31 2005-05-10 Canon Kabushiki Kaisha Method of manufacturing a thin-film semiconductor device used for a display region and peripheral circuit region
US20050202595A1 (en) * 2001-01-31 2005-09-15 Canon Kabushiki Kaisha Thin-film semiconductor device and method of manufacturing the same
US6800871B2 (en) 2001-12-27 2004-10-05 Canon Kabushiki Kaisha Display device and process of producing the same
US7884367B2 (en) 2002-03-26 2011-02-08 Sharp Kabushiki Kaisha Semiconductor device and manufacturing method thereof, SOI substrate and display device using the same, and manufacturing method of the SOI substrate
US20070063281A1 (en) * 2002-03-26 2007-03-22 Sharp Kabushiki Kaisha Semiconductor device and manufacturing method thereof, SOI substrate and display device using the same, and manufacturing method of the SOI substrate
US7619250B2 (en) 2002-03-26 2009-11-17 Sharp Kabushiki Kaisha Semiconductor device and manufacturing method thereof, SOI substrate and display device using the same, and manufacturing method of the SOI substrate
US7508034B2 (en) 2002-09-25 2009-03-24 Sharp Kabushiki Kaisha Single-crystal silicon substrate, SOI substrate, semiconductor device, display device, and manufacturing method of semiconductor device
US20090095956A1 (en) * 2002-09-25 2009-04-16 Yutaka Takafuji Single-crystal silicon substrate, soi substrate, semiconductor device, display device, and manufacturing method of semiconductor device
US7303942B2 (en) 2002-12-26 2007-12-04 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US20040124542A1 (en) * 2002-12-26 2004-07-01 Hideaki Kuwabara Semiconductor device and method for manufacturing the same
US20080088034A1 (en) * 2002-12-26 2008-04-17 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US7564139B2 (en) * 2002-12-26 2009-07-21 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US20040212012A1 (en) * 2003-01-22 2004-10-28 Shunpei Yamazaki Semiconductor device
US7622797B2 (en) 2003-01-22 2009-11-24 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having a flexible printed circuit
US7436050B2 (en) 2003-01-22 2008-10-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having a flexible printed circuit
US7576362B2 (en) 2003-03-14 2009-08-18 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having EL element, integrated circuit and adhesive layer therebetween
US9640778B2 (en) 2003-03-14 2017-05-02 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US8044397B2 (en) 2003-03-14 2011-10-25 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having light emitting element, integrated circuit and adhesive layer
US20040238827A1 (en) * 2003-03-14 2004-12-02 Toru Takayama Semiconductor device and method for manufacturing the same
US9178182B2 (en) 2003-03-14 2015-11-03 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US20090127556A1 (en) * 2003-03-14 2009-05-21 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having light emitting element, integrated circuit and adhesive layer (as amended)
US11196020B2 (en) 2003-03-14 2021-12-07 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US10186682B2 (en) 2003-03-14 2019-01-22 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US10727437B2 (en) 2003-03-14 2020-07-28 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US20050148122A1 (en) * 2003-05-06 2005-07-07 Canon Kabushiki Kaisha Substrate, manufacturing method therefor, and semiconductor device
US7341923B2 (en) 2003-05-06 2008-03-11 Canon Kabushiki Kaisha Substrate, manufacturing method therefor, and semiconductor device
US20050124137A1 (en) * 2003-05-07 2005-06-09 Canon Kabushiki Kaisha Semiconductor substrate and manufacturing method therefor
US7164183B2 (en) 2003-06-09 2007-01-16 Canon Kabushiki Kaisha Semiconductor substrate, semiconductor device, and method of manufacturing the same
US20040259315A1 (en) * 2003-06-09 2004-12-23 Canon Kabushiki Kaisha Semiconductor substrate, semiconductor device, and method of manufacturing the same
US7015507B2 (en) 2003-06-12 2006-03-21 Canon Kabushiki Kaisha Thin film transistor and method of fabricating the same
US20040251462A1 (en) * 2003-06-12 2004-12-16 Canon Kabushiki Kaisha Thin film transistor and method of fabricating the same
US20050132332A1 (en) * 2003-12-12 2005-06-16 Abhay Sathe Multi-location coordinated test apparatus
US8030745B2 (en) 2004-03-04 2011-10-04 Semiconductor Energy Laboratory Co., Ltd. ID chip and IC card
US20120007096A1 (en) * 2004-03-04 2012-01-12 Semiconductor Energy Laboratory Co., Ltd. Id chip and ic card
US20070176622A1 (en) * 2004-03-04 2007-08-02 Semiconductor Energy Laboratory Co., Ltd. Id chip and ic card
US9449999B2 (en) * 2004-03-04 2016-09-20 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and IC card
US20050280119A1 (en) * 2004-06-22 2005-12-22 Canon Kabushiki Kaisha Integrated circuit chip manufacturing method and semiconductor device
US7473617B2 (en) 2004-06-22 2009-01-06 Canon Kabushiki Kaisha Integrated circuit chip manufacturing method and semiconductor device
US20090085196A1 (en) * 2004-06-22 2009-04-02 Canon Kabushiki Kaisha Integrated circuit chip manufaturing method and semiconductor device
US20060022321A1 (en) * 2004-07-28 2006-02-02 Renesas Technology Corp. Semiconductor chip having gettering layer, and method for manufacturing the same
US20090286354A1 (en) * 2004-07-28 2009-11-19 Renesas Technology Corp. Semiconductor chip having gettering layer, and method for manufacturing the same
US7582950B2 (en) * 2004-07-28 2009-09-01 Renesas Technology Corp. Semiconductor chip having gettering layer, and method for manufacturing the same
US7755085B2 (en) 2005-05-13 2010-07-13 Sharp Kabushiki Kaisha Semiconductor device and method for fabricating same
US20090102024A1 (en) * 2005-05-13 2009-04-23 Sharp Kabushiki Kaisha Semiconductor device and method for fabricating same
US8629031B2 (en) 2007-04-20 2014-01-14 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate and semiconductor device
US8399329B2 (en) 2007-04-20 2013-03-19 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate and semiconductor device
US20080261379A1 (en) * 2007-04-20 2008-10-23 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate and semiconductor device
US7709337B2 (en) 2007-04-20 2010-05-04 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate and semiconductor device
US20100173473A1 (en) * 2007-04-20 2010-07-08 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing soi substrate and semiconductor device
TWI478278B (zh) * 2007-04-20 2015-03-21 Semiconductor Energy Lab 用以生產ｓｏｉ基板及半導體裝置的方法
US8951878B2 (en) 2007-04-20 2015-02-10 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate and semiconductor device
US8399337B2 (en) 2007-09-14 2013-03-19 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate and method for manufacturing semiconductor device
US20110159611A1 (en) * 2007-09-14 2011-06-30 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing soi substrate and method for manufacturing semiconductor device
US7951689B2 (en) 2007-09-14 2011-05-31 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate and method for manufacturing semiconductor device
US20090075456A1 (en) * 2007-09-14 2009-03-19 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate and method for manufacturing semiconductor device
US20090098739A1 (en) * 2007-10-10 2009-04-16 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing soi substrate
US8236668B2 (en) 2007-10-10 2012-08-07 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate
US20090142905A1 (en) * 2007-12-03 2009-06-04 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing soi substrate
US8211780B2 (en) 2007-12-03 2012-07-03 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate
US20100244136A1 (en) * 2007-12-27 2010-09-30 Sharp Kabushiki Kaisha Semiconductor device, single-crystal semiconductor thin film-including substrate, and production methods thereof
US9391220B2 (en) * 2011-02-07 2016-07-12 The Trustees Of Princeton University System and method for interfacing large-area electronics with integrated circuit devices
US20120200168A1 (en) * 2011-02-07 2012-08-09 The Trustees Of Princeton University System and method for interfacing large-area electronics with integrated circuit devices
US9781783B2 (en) 2011-04-15 2017-10-03 Semiconductor Energy Laboratory Co., Ltd. Light-emitting device, display device, light-emitting system, and display system
CN111463172A (zh) * 2019-01-21 2020-07-28 瀚宇彩晶股份有限公司 电子装置的制作方法
US11355340B2 (en) * 2019-07-19 2022-06-07 Iqe Plc Semiconductor material having tunable permittivity and tunable thermal conductivity

Also Published As

Publication number Publication date
EP1229582A3 (en) 2005-10-19
EP1229582A2 (en) 2002-08-07
US20050202595A1 (en) 2005-09-15
JP2002231909A (ja) 2002-08-16
JP4803884B2 (ja) 2011-10-26
US7029950B2 (en) 2006-04-18

Similar Documents

Publication Publication Date Title
US7029950B2 (en) Thin-film semiconductor device and method of manufacturing the same
US6677183B2 (en) Method of separation of semiconductor device
US7696065B2 (en) Method of manufacturing a semiconductor device by forming separation regions which do not extend to the peripherals of a substrate, and structures thereof
EP1986217B1 (en) Method for manufacturing semiconductor substrate
US6656271B2 (en) Method of manufacturing semiconductor wafer method of using and utilizing the same
US7473617B2 (en) Integrated circuit chip manufacturing method and semiconductor device
KR100991395B1 (ko) 제어된 기계적 강도를 가진 분리가능 구조물 및 동 구조물을 생산하는 방법
EP1229380B1 (en) Method of manufacturing a display device
US9406551B2 (en) Method for manufacturing a semiconductor substrate, and method for manufacturing semiconductor devices integrated in a semiconductor substrate
EP0371862A2 (en) Method of forming a nonsilicon semiconductor on insulator structure
US7368332B2 (en) SOI substrate manufacturing method
KR100279756B1 (ko) 반도체 물품의 제조방법
US20020187619A1 (en) Gettering process for bonded SOI wafers
JP5425122B2 (ja) 薄膜半導体装置の製造方法
JP3293767B2 (ja) 半導体部材の製造方法
US20050266657A1 (en) Substrate manufacturing method
JP2003078117A (ja) 半導体部材及び半導体装置並びにそれらの製造方法
JP2000188269A (ja) 部材の分離方法及び分離装置並びに基板の製造方法
JP3013932B2 (ja) 半導体部材の製造方法および半導体部材
JP2001320033A (ja) 半導体部材の製造方法およびそれを用いた半導体部材、半導体装置
JPH11135762A (ja) 半導体基板の作製方法及び基板から半導体層を分離する方法及び半導体基板

Legal Events

Date Code Title Description
AS Assignment

Owner name: CANON KABUSHIKI KAISHA, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YONEHARA, TAKAO;SAKAGUCHI, KIYOFUMI;REEL/FRAME:012545/0153

Effective date: 20020122

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION