US20020008237A1 - Schottky diode having increased forward current with improved reverse bias characteristics and method of fabrication - Google Patents
Schottky diode having increased forward current with improved reverse bias characteristics and method of fabrication Download PDFInfo
- Publication number
- US20020008237A1 US20020008237A1 US09/729,127 US72912700A US2002008237A1 US 20020008237 A1 US20020008237 A1 US 20020008237A1 US 72912700 A US72912700 A US 72912700A US 2002008237 A1 US2002008237 A1 US 2002008237A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor body
- trenches
- forming
- metal
- conductivity type
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 title claims description 9
- 239000004065 semiconductor Substances 0.000 claims abstract description 39
- 229910052751 metal Inorganic materials 0.000 claims abstract description 31
- 239000002184 metal Substances 0.000 claims abstract description 31
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 10
- 239000010703 silicon Substances 0.000 claims abstract description 10
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 9
- 239000000758 substrate Substances 0.000 claims abstract description 6
- 238000000034 method Methods 0.000 claims description 15
- 229920002120 photoresistant polymer Polymers 0.000 claims description 14
- 150000002500 ions Chemical class 0.000 claims description 12
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 claims description 8
- 239000002019 doping agent Substances 0.000 claims description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 5
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 5
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 claims description 4
- 229910052782 aluminium Inorganic materials 0.000 claims description 4
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 4
- 229910052802 copper Inorganic materials 0.000 claims description 4
- 229910052737 gold Inorganic materials 0.000 claims description 4
- 229910052750 molybdenum Inorganic materials 0.000 claims description 4
- 239000011733 molybdenum Substances 0.000 claims description 4
- 229910052759 nickel Inorganic materials 0.000 claims description 4
- 229910052697 platinum Inorganic materials 0.000 claims description 4
- 229910052709 silver Inorganic materials 0.000 claims description 4
- 229910052719 titanium Inorganic materials 0.000 claims description 4
- 239000003870 refractory metal Substances 0.000 claims description 3
- 230000000873 masking effect Effects 0.000 claims description 2
- 229910021332 silicide Inorganic materials 0.000 claims description 2
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims 3
- 229910052718 tin Inorganic materials 0.000 claims 3
- 206010010144 Completed suicide Diseases 0.000 claims 2
- 238000000151 deposition Methods 0.000 claims 2
- FGUUSXIOTUKUDN-IBGZPJMESA-N C1(=CC=CC=C1)N1C2=C(NC([C@H](C1)NC=1OC(=NN=1)C1=CC=CC=C1)=O)C=CC=C2 Chemical compound C1(=CC=CC=C1)N1C2=C(NC([C@H](C1)NC=1OC(=NN=1)C1=CC=CC=C1)=O)C=CC=C2 FGUUSXIOTUKUDN-IBGZPJMESA-N 0.000 claims 1
- 230000015556 catabolic process Effects 0.000 abstract description 7
- 239000012212 insulator Substances 0.000 description 9
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 8
- 229910052796 boron Inorganic materials 0.000 description 8
- 239000000463 material Substances 0.000 description 5
- 238000005530 etching Methods 0.000 description 4
- 239000007943 implant Substances 0.000 description 4
- 239000007772 electrode material Substances 0.000 description 3
- 238000002513 implantation Methods 0.000 description 3
- 238000005468 ion implantation Methods 0.000 description 3
- 238000004151 rapid thermal annealing Methods 0.000 description 3
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- -1 BF2 ions Chemical class 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- AHKZTVQIVOEVFO-UHFFFAOYSA-N oxide(2-) Chemical compound [O-2] AHKZTVQIVOEVFO-UHFFFAOYSA-N 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66083—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
- H01L29/6609—Diodes
- H01L29/66143—Schottky diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28123—Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects
- H01L21/2815—Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects part or whole of the electrode is a sidewall spacer or made by a similar technique, e.g. transformation under mask, plating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/781—Inverted VDMOS transistors, i.e. Source-Down VDMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/872—Schottky diodes
Definitions
- This invention relates generally to power semiconductor devices, and more particularly the invention relates to a Schottky diode device and a method of making same.
- Power semiconductor rectifiers have a variety of applications including use in power supplies and power converters.
- Schottky diodes have been used in these applications.
- a Schottky diode is characterized by a low turn-on voltage, fast turnoff, and nonconductance when the diode is reverse biased.
- a metal-silicon barrier must be formed. In order to obtain the proper characteristics for the Schottky diode, the barrier metal is likely different than the metal used in other process steps such as metal ohmic contacts.
- Copending application Ser. No. 09/283,537 discloses a vertical semiconductor power rectifier device which employs a large number of parallel connected cells, each comprising a MOSFET structure with a gate-to-drain short via common metalization and an associated Schottky diode. This provides a low Vf path through the channel regions of the MOSFET cells to the source region on the other side of the device.
- the method of manufacturing the rectifier device provides highly repeatable device characteristics at reduced manufacturing costs.
- a P-N junction can be formed at or near the bottom of the trench surfaces so that when the Schottky diode is reversed biased, a charge depletion region spreads across and spaced-from the trench surface, thereby increasing the reverse breakdown voltage and reducing reverse leakage current.
- the PN junction is formed by ion implantation in alignment with the trench walls.
- a photoresist mask can be employed to define the ion implanted surface area.
- an oxide layer can be selectively formed on the surfaces of the trench surface to limit the implantation of ions.
- the present invention is directed to an improved method of manufacturing a Schottky rectifier device and the resulting structure.
- the effective surface area of a Schottky diode is increased by providing a trenched surface on which Schottky material is deposited.
- the resulting structure has increased current capacity for semiconductor chip area.
- a P-N junction can be formed at or near the bottom of the trench surfaces so that when the Schottky diode is reversed biased, a charge depletion region spreads across and spaced-from the trench surface, thereby increasing the reverse breakdown voltage and reducing reverse leakage current.
- the PN junction is formed by ion implantation in alignment with the trench walls.
- a photoresist mask can be employed to define the ion implanted surface area.
- an oxide layer can be selectively formed on the surfaces of the trench surface to limit the implantation of ions.
- the top portions of the trenched surface are doped whereby the Schottky material forms ohmic contacts thereto and Schottky contacts to the side surfaces of the trenches.
- the ohmic contacts increase forward current and reduce forward voltage of the Schottky diode.
- Electrode material is then deposited to form top and bottom electrodes for the Schottky diode.
- FIGS. 1 - 10 are section views illustrating steps in fabricating a Schottky diode in accordance with one embodiment of the invention.
- FIG. 11 is a plan view of the resulting Schottky diode using the processes of FIGS. 1 - 10 .
- FIGS. 12 - 18 are section views illustrating steps in fabricating a Schottky diode in accordance with another embodiment of the invention.
- FIGS. 1 - 10 are section views illustrating process steps in fabricating a Schottky diode in accordance with one embodiment of the present invention.
- an N+ silicon substrate 10 has an N ⁇ epitaxial silicon layer 12 thereon with layer 12 having a conductivity of about 0.1-10 ohm cm.
- a field oxide 14 is grown or deposited on the surface of epitaxial layer 12 to a thickness of 300-1000 nm.
- a photoresist pattern 16 is formed over field oxide 14 with openings through the photoresist at 18 for the removal of exposed field oxide and implantation of boron or other P-type dopant for use in fabricating a guard ring around a device region.
- Boron is implanted at 20 at a dose of about E11-E14/cm 2 .
- the boron implant can be after photoresist removal.
- the photoresist 16 is removed and the body is heated for boron drive-in in forming deep P-regions 22 which are the guard ring surrounding a device region under field oxide 14 .
- An additional boron (BF 2 ) implant (E13-E15/cm 2 ) is made for high surface concentration to form good ohmic contacts to the guard ring. Rapid thermal annealing is employed to activate the BF 2 dopant.
- a second photoresist mask pattern 24 is used to expose the active device region so that the overlying field oxide 14 can be later removed, as shown in FIG. 5 in which a suitable oxide etchant such as HF solution is employed.
- An arsenic implant is then made to dope the surface of N-layer 12 to about 10 18 atoms per cc (10 17 -10 20 atoms per cc) as shown at 26 .
- a third photoresist pattern 28 is formed over the surface of the active region to define trenches 29 in the surface of the active region by etching as illustrated in FIG. 7.
- a plasma or reactive ion etch can be employed for etching the trenches with either vertical or sloped sidewalls.
- boron or BF 2 ions are implanted (E13-E15/cm 2 ) in the bottom of the trenches in P-regions 30 of epitaxial layer 12 using photoresist pattern 28 as an ion implant mask.
- Photoresist pattern 28 is then removed and rapid thermal annealing is employed to form P-regions 30 at the trench bottoms, thereby forming P-N junctions with epitaxial layer 12 , and heavily doped N regions 26 in the top surfaces of the trenches.
- a Schottky metal 32 is then deposited over the surface of the active region in the trenches as shown in FIG. 8.
- the Schottky metal may comprise molybdenum, aluminum, platinum or other known material for forming Schottky junctions with silicon such as refractory metals and silicides thereof.
- the Schottky metal forms ohmic contacts with heavily doped N regions 26 and Schottky junctions with the sidewalls of the trenches between regions 26 and P regions 30 .
- a bottom electrode 34 and a top electrode 36 are deposited for making contact to the finished Schottky diode.
- the electrode material can be titanium, titanium nitride, nickel, silver, gold, copper, or other suitable material and combinations thereof.
- FIG. 9 illustrates the finished device with a forward bias and depletion regions 40 around P-regions 30 , ohmic contacts of the Schottky metal to N doped regions 26 , and the PN-junctions formed with N ⁇ epitaxial layer 12 therebetween.
- a forward bias current flows from the top electrode to the bottom electrode as illustrated at 42 .
- the ohmic contacts increase forward current and reduce forward voltage of the Schottky diode device.
- FIG. 10 illustrates the finished device with a reverse bias applied to the top of electrode 36 and bottom electrode 34 , whereby current ceases to flow.
- the reverse bias on the PN-junction formed by P-regions 30 , and the N ⁇ epitaxial layer 12 expands across and spaced from the Schottky diode as shown at 40 .
- the increased charge depletion region with the reverse bias of the electrodes increases the reverse breakdown voltage for the device and lowers reverse leakage current.
- FIG. 11 is a plan view illustrating the top of the completed Schottky diode.
- the trenched surface in the active region surrounded by guard ring 22 increases the surface area of the Schottky diode and this increases current density and current carrying capacity for unit surface area of the semiconductor device.
- some of the boron or BF 2 can be implanted into the sidewalls of the trenches, especially when the sidewalls are sloped. To prevent this an alternative embodiment is provided.
- FIGS. 12 - 19 are section views illustrating the alternative embodiment of the invention. In this process, the steps illustrated in FIGS. 1 - 5 remain the same. However, in FIG. 12, an insulator layer 50 having a thickness on the order of 30-300 nm is grown or deposited on the surface of epitaxial layer 12 .
- the insulator is preferably silicon oxide or a silicon nitride layer.
- photoresist pattern 28 is again formed over the surface of the active region to define trenches in the surface of the active region by etching as illustrated in FIG. 13. Again, a plasma or reactive ion etch can be employed to form the trenches with either vertical or sloped sidewalls.
- Exposed insulator 50 is removed prior to trench formation using either a wet or dry etch.
- the photoresist 28 is removed, and another insulator layer 52 is deposited over the surface of the device.
- the insulator can be silicon oxide or silicon nitride and is preferably in the range of 30 to 300 nm in thickness.
- anisotropic etch is used to remove the insulator 52 from the bottom of the trenches but leaves insulator 52 on the sidewalls and insulator 50 on the top of the trench surfaces, and boron or BF 2 is then implanted into the bottom of the trenches in P-regions 30 of epitaxial layer 12 .
- the sidewall spacer also reduces the bottom trench area, thereby reducing the PN-junction area and increasing the Schottky conducting area.
- rapid thermal annealing is employed to activate ions in P-regions 30 at the trench bottoms, and then the insulator 50 , 52 is removed from the walls of the trench.
- Schottky metal 32 is then deposited over the surface of the trenched surface, similar to the process step of FIG. 8, followed by forming of bottom electrode 34 and top electrode 36 .
- Use of the oxide ion mask, as shown in FIG. 14 provides added protection against ion implantation into the sidewalls and top surfaces of the trenched surface.
Abstract
Description
- This application is a continuation-in-part of pending application Ser. No. 09/620,074 filed Jul. 20, 2000, for “Schottky Diode Having Increased Active Surface Area With Improved Reverse Bias Characteristics And Method Of Fabrication”, and copending application Ser. No. 09/620,653 filed Jul. 21, 2000, for “Schottky Diode Having Increased Active Surface Area With Improved Reverse Bias Characteristics And Method Of Fabrication”, the descriptions of which are incorporated herein by reference.
- This invention relates generally to power semiconductor devices, and more particularly the invention relates to a Schottky diode device and a method of making same.
- Power semiconductor rectifiers have a variety of applications including use in power supplies and power converters. Heretofore, Schottky diodes have been used in these applications. A Schottky diode is characterized by a low turn-on voltage, fast turnoff, and nonconductance when the diode is reverse biased. To create a Schottky diode a metal-silicon barrier must be formed. In order to obtain the proper characteristics for the Schottky diode, the barrier metal is likely different than the metal used in other process steps such as metal ohmic contacts.
- Copending application Ser. No. 09/283,537, incorporated herein by reference, discloses a vertical semiconductor power rectifier device which employs a large number of parallel connected cells, each comprising a MOSFET structure with a gate-to-drain short via common metalization and an associated Schottky diode. This provides a low Vf path through the channel regions of the MOSFET cells to the source region on the other side of the device. The method of manufacturing the rectifier device provides highly repeatable device characteristics at reduced manufacturing costs.
- Copending application Ser. No. 09/620,074 and Ser. No. 09/620,653, supra, effectively increase diode surface by providing a trenched surface on which Schottky material is deposited. The resulting structure has increased current capacity for semiconductor chip area. In accordance with the method of fabricating the Schottky diode, a guard ring is formed around a device region in a semiconductor chip surface. The guard ring has conductivity type opposite to that of the chip body. Using photoresist masking and etching, a plurality of trenches are etched in the surface of the device region, thereby effectively increasing the active surface area in the device region. A Schottky metal is then deposited over the device region in the trenches, and electrode material is deposited to form top and bottom electrodes for the Schottky diode.
- To provide for higher reverse breakdown voltage and lower reverse leakage current, a P-N junction can be formed at or near the bottom of the trench surfaces so that when the Schottky diode is reversed biased, a charge depletion region spreads across and spaced-from the trench surface, thereby increasing the reverse breakdown voltage and reducing reverse leakage current. In accordance with a preferred embodiment, the PN junction is formed by ion implantation in alignment with the trench walls. A photoresist mask can be employed to define the ion implanted surface area. Alternatively, an oxide layer can be selectively formed on the surfaces of the trench surface to limit the implantation of ions.
- The present invention is directed to an improved method of manufacturing a Schottky rectifier device and the resulting structure.
- In accordance with the invention, the effective surface area of a Schottky diode is increased by providing a trenched surface on which Schottky material is deposited. The resulting structure has increased current capacity for semiconductor chip area.
- To provide for higher reverse breakdown voltage and lower reverse leakage current, a P-N junction can be formed at or near the bottom of the trench surfaces so that when the Schottky diode is reversed biased, a charge depletion region spreads across and spaced-from the trench surface, thereby increasing the reverse breakdown voltage and reducing reverse leakage current. In accordance with a preferred embodiment, the PN junction is formed by ion implantation in alignment with the trench walls. A photoresist mask can be employed to define the ion implanted surface area. Alternatively, an oxide layer can be selectively formed on the surfaces of the trench surface to limit the implantation of ions.
- In accordance with a feature of the invention, the top portions of the trenched surface are doped whereby the Schottky material forms ohmic contacts thereto and Schottky contacts to the side surfaces of the trenches. The ohmic contacts increase forward current and reduce forward voltage of the Schottky diode. Electrode material is then deposited to form top and bottom electrodes for the Schottky diode.
- The invention and objects and features thereof will be more readily apparent from the following detailed description and appended claims when taken with the drawings.
- FIGS.1-10 are section views illustrating steps in fabricating a Schottky diode in accordance with one embodiment of the invention.
- FIG. 11 is a plan view of the resulting Schottky diode using the processes of FIGS.1-10.
- FIGS.12-18 are section views illustrating steps in fabricating a Schottky diode in accordance with another embodiment of the invention.
- Like elements in the figures have the same reference numerals.
- FIGS.1-10 are section views illustrating process steps in fabricating a Schottky diode in accordance with one embodiment of the present invention. In FIG. 1 an
N+ silicon substrate 10 has an N−epitaxial silicon layer 12 thereon withlayer 12 having a conductivity of about 0.1-10 ohm cm. Afield oxide 14 is grown or deposited on the surface ofepitaxial layer 12 to a thickness of 300-1000 nm. - In FIG. 2 a
photoresist pattern 16 is formed overfield oxide 14 with openings through the photoresist at 18 for the removal of exposed field oxide and implantation of boron or other P-type dopant for use in fabricating a guard ring around a device region. Boron is implanted at 20 at a dose of about E11-E14/cm2. The boron implant can be after photoresist removal. - In FIG. 3 the
photoresist 16 is removed and the body is heated for boron drive-in in forming deep P-regions 22 which are the guard ring surrounding a device region underfield oxide 14. An additional boron (BF2) implant (E13-E15/cm2) is made for high surface concentration to form good ohmic contacts to the guard ring. Rapid thermal annealing is employed to activate the BF2 dopant. - In FIG. 4 a second
photoresist mask pattern 24 is used to expose the active device region so that theoverlying field oxide 14 can be later removed, as shown in FIG. 5 in which a suitable oxide etchant such as HF solution is employed. An arsenic implant is then made to dope the surface of N-layer 12 to about 1018 atoms per cc (1017-1020 atoms per cc) as shown at 26. - Thereafter, in FIG. 6 a third
photoresist pattern 28 is formed over the surface of the active region to definetrenches 29 in the surface of the active region by etching as illustrated in FIG. 7. A plasma or reactive ion etch can be employed for etching the trenches with either vertical or sloped sidewalls. Thereafter, boron or BF2 ions are implanted (E13-E15/cm2) in the bottom of the trenches in P-regions 30 ofepitaxial layer 12 usingphotoresist pattern 28 as an ion implant mask. -
Photoresist pattern 28 is then removed and rapid thermal annealing is employed to form P-regions 30 at the trench bottoms, thereby forming P-N junctions withepitaxial layer 12, and heavily dopedN regions 26 in the top surfaces of the trenches. ASchottky metal 32 is then deposited over the surface of the active region in the trenches as shown in FIG. 8. The Schottky metal may comprise molybdenum, aluminum, platinum or other known material for forming Schottky junctions with silicon such as refractory metals and silicides thereof. The Schottky metal forms ohmic contacts with heavily dopedN regions 26 and Schottky junctions with the sidewalls of the trenches betweenregions 26 andP regions 30. Finally, abottom electrode 34 and atop electrode 36 are deposited for making contact to the finished Schottky diode. The electrode material can be titanium, titanium nitride, nickel, silver, gold, copper, or other suitable material and combinations thereof. - FIG. 9 illustrates the finished device with a forward bias and
depletion regions 40 around P-regions 30, ohmic contacts of the Schottky metal to N dopedregions 26, and the PN-junctions formed with N−epitaxial layer 12 therebetween. With a forward bias, current flows from the top electrode to the bottom electrode as illustrated at 42. The ohmic contacts increase forward current and reduce forward voltage of the Schottky diode device. - FIG. 10 illustrates the finished device with a reverse bias applied to the top of
electrode 36 andbottom electrode 34, whereby current ceases to flow. The reverse bias on the PN-junction formed by P-regions 30, and the N−epitaxial layer 12 expands across and spaced from the Schottky diode as shown at 40. The increased charge depletion region with the reverse bias of the electrodes increases the reverse breakdown voltage for the device and lowers reverse leakage current. - FIG. 11 is a plan view illustrating the top of the completed Schottky diode. The trenched surface in the active region surrounded by
guard ring 22 increases the surface area of the Schottky diode and this increases current density and current carrying capacity for unit surface area of the semiconductor device. - As shown in FIG. 7, some of the boron or BF2 can be implanted into the sidewalls of the trenches, especially when the sidewalls are sloped. To prevent this an alternative embodiment is provided.
- FIGS.12-19 are section views illustrating the alternative embodiment of the invention. In this process, the steps illustrated in FIGS. 1-5 remain the same. However, in FIG. 12, an
insulator layer 50 having a thickness on the order of 30-300 nm is grown or deposited on the surface ofepitaxial layer 12. The insulator is preferably silicon oxide or a silicon nitride layer. Thereafter,photoresist pattern 28 is again formed over the surface of the active region to define trenches in the surface of the active region by etching as illustrated in FIG. 13. Again, a plasma or reactive ion etch can be employed to form the trenches with either vertical or sloped sidewalls.Exposed insulator 50 is removed prior to trench formation using either a wet or dry etch. - Next, as shown in FIG. 14, the
photoresist 28 is removed, and anotherinsulator layer 52 is deposited over the surface of the device. The insulator can be silicon oxide or silicon nitride and is preferably in the range of 30 to 300 nm in thickness. - Next, as shown in FIG. 15, anisotropic etch is used to remove the
insulator 52 from the bottom of the trenches but leavesinsulator 52 on the sidewalls andinsulator 50 on the top of the trench surfaces, and boron or BF2 is then implanted into the bottom of the trenches in P-regions 30 ofepitaxial layer 12. This is similar to the process step of FIG. 7. The sidewall spacer also reduces the bottom trench area, thereby reducing the PN-junction area and increasing the Schottky conducting area. Thereafter, as shown in FIG. 16, rapid thermal annealing is employed to activate ions in P-regions 30 at the trench bottoms, and then theinsulator Schottky metal 32 is then deposited over the surface of the trenched surface, similar to the process step of FIG. 8, followed by forming ofbottom electrode 34 andtop electrode 36. Use of the oxide ion mask, as shown in FIG. 14 provides added protection against ion implantation into the sidewalls and top surfaces of the trenched surface. - Finally, the finished device is shown forward biased in FIG. 17 and reverse biased in FIG. 18, similar to FIGS. 9 and 10, above.
- There has been shown an improved Schottky diode having increased current capacity for semiconductor chip area. The inclusion of PN-junctions at the bottoms of the trenched surface permits the use of enhanced depletion regions when the diode is reversed biased, thereby increasing the reverse bias breakdown voltage, and reducing reverse bias leakage current. The ohmic contacts of the Schottky metal to the doped top surfaces of the trenched major surface increase forward current and reduce forward voltage of the Schottky diode device. While the invention has been described with reference to specific embodiments, the description is illustrative of the invention and is not to be construed as limiting the invention. Various modifications and applications may occur to those skilled in the art without departing from the true spirit and scope of the invention as defined by the appended claims.
Claims (23)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/729,127 US6426541B2 (en) | 2000-07-20 | 2000-12-01 | Schottky diode having increased forward current with improved reverse bias characteristics and method of fabrication |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/620,653 US6404033B1 (en) | 1999-04-01 | 2000-07-20 | Schottky diode having increased active surface area with improved reverse bias characteristics and method of fabrication |
US09/620,074 US6399996B1 (en) | 1999-04-01 | 2000-07-20 | Schottky diode having increased active surface area and method of fabrication |
US09/729,127 US6426541B2 (en) | 2000-07-20 | 2000-12-01 | Schottky diode having increased forward current with improved reverse bias characteristics and method of fabrication |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/620,653 Continuation-In-Part US6404033B1 (en) | 1999-04-01 | 2000-07-20 | Schottky diode having increased active surface area with improved reverse bias characteristics and method of fabrication |
US09/620,074 Continuation-In-Part US6399996B1 (en) | 1999-04-01 | 2000-07-20 | Schottky diode having increased active surface area and method of fabrication |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020008237A1 true US20020008237A1 (en) | 2002-01-24 |
US6426541B2 US6426541B2 (en) | 2002-07-30 |
Family
ID=27088651
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/729,127 Expired - Lifetime US6426541B2 (en) | 2000-07-20 | 2000-12-01 | Schottky diode having increased forward current with improved reverse bias characteristics and method of fabrication |
Country Status (1)
Country | Link |
---|---|
US (1) | US6426541B2 (en) |
Cited By (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040038467A1 (en) * | 2001-07-03 | 2004-02-26 | Siliconix Incorporated | Trench MIS device having implanted drain-drift region and thick bottom oxide and process for manufacturing the same |
US20050006662A1 (en) * | 2003-07-11 | 2005-01-13 | Jean-Luc Morand | Rectifying and protection diode |
US20050077590A1 (en) * | 2003-10-08 | 2005-04-14 | Leland Swanson | Guard ring structure for a Schottky diode |
US20050230744A1 (en) * | 2004-04-19 | 2005-10-20 | Shye-Lin Wu | Schottky barrier diode and method of making the same |
US20050236665A1 (en) * | 2001-07-03 | 2005-10-27 | Darwish Mohamed N | Trench MIS device having implanted drain-drift region and thick bottom oxide and process for manufacturing the same |
US20060038223A1 (en) * | 2001-07-03 | 2006-02-23 | Siliconix Incorporated | Trench MOSFET having drain-drift region comprising stack of implanted regions |
WO2006048387A1 (en) * | 2004-11-08 | 2006-05-11 | Robert Bosch Gmbh | Semiconductor device and method for producing the same |
US20060121676A1 (en) * | 2001-07-03 | 2006-06-08 | Siliconix Incorporated | Trench MIS device with thick oxide layer in bottom of gate contact trench |
WO2006061277A1 (en) * | 2004-12-10 | 2006-06-15 | Robert Bosch Gmbh | Semiconductor device and method for production thereof |
US20070293028A1 (en) * | 2006-06-16 | 2007-12-20 | Chip Integration Tech.Co.,Ltd. | Method of forming low forward voltage Shottky barrier diode with LOCOS structure therein |
CN101800252A (en) * | 2010-03-04 | 2010-08-11 | 无锡新洁能功率半导体有限公司 | Groove-shaped Schottky barrier rectifier and manufacture method thereof |
US20120007206A1 (en) * | 2007-08-08 | 2012-01-12 | Anup Bhalla | Structures and methods for forming schottky diodes on a p-substrate or a bottom anode schottky diode |
CN102456622A (en) * | 2010-10-29 | 2012-05-16 | 上海宏力半导体制造有限公司 | Preparation method of trench-type MOS (metal oxide semiconductor) barrier schottky groove |
US20120329210A1 (en) * | 2008-06-18 | 2012-12-27 | Micron Technology, Inc. | Methods of Forming Diodes |
EP2279525A4 (en) * | 2008-05-12 | 2013-12-18 | Vishay Siliconix | Power field effect transistor |
CN103943666A (en) * | 2013-01-17 | 2014-07-23 | 朱江 | Grooved semiconductor device and manufacturing method thereof |
US8912622B2 (en) * | 2012-12-18 | 2014-12-16 | Kabushiki Kaisha Toshiba | Semiconductor device |
CN104752521A (en) * | 2013-12-26 | 2015-07-01 | 上海华虹宏力半导体制造有限公司 | Schottky barrier diode and process method |
US20160268449A1 (en) * | 2015-03-09 | 2016-09-15 | Robert Bosch Gmbh | Semiconductor apparatus having a trench schottky barrier schottky diode |
CN106783964A (en) * | 2017-01-24 | 2017-05-31 | 深圳基本半导体有限公司 | A kind of wide band gap semiconductor device and preparation method thereof |
CN106816478A (en) * | 2015-12-01 | 2017-06-09 | 敦南科技股份有限公司 | Diode element and its manufacture method |
WO2018030583A1 (en) * | 2016-08-10 | 2018-02-15 | 파워큐브세미 (주) | Sic wide trench-type junction barrier schottky diode and manufacturing method therefor |
CN108878543A (en) * | 2018-06-29 | 2018-11-23 | 上海华虹宏力半导体制造有限公司 | capacitor and its manufacturing method |
CN115117149A (en) * | 2022-08-23 | 2022-09-27 | 深圳芯能半导体技术有限公司 | Fast recovery diode based on wet etching process and preparation method thereof |
CN117116760A (en) * | 2023-10-19 | 2023-11-24 | 珠海格力电子元器件有限公司 | Silicon carbide device manufacturing method and silicon carbide device |
Families Citing this family (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW554528B (en) * | 2002-02-21 | 2003-09-21 | Delta Electronics Inc | Low forward voltage drop Schottky barrier diode and the manufacturing method thereof |
JP2004127968A (en) * | 2002-09-30 | 2004-04-22 | Sanyo Electric Co Ltd | Semiconductor device and its fabricating method |
US6998694B2 (en) * | 2003-08-05 | 2006-02-14 | Shye-Lin Wu | High switching speed two mask Schottky diode with high field breakdown |
US6894318B2 (en) * | 2003-08-20 | 2005-05-17 | Texas Instruments Incorporated | Diode having a double implanted guard ring |
US7064408B2 (en) * | 2003-12-10 | 2006-06-20 | Shye-Lin Wu | Schottky barrier diode and method of making the same |
JP2005191227A (en) * | 2003-12-25 | 2005-07-14 | Sanyo Electric Co Ltd | Semiconductor device |
JP2005243716A (en) * | 2004-02-24 | 2005-09-08 | Sanyo Electric Co Ltd | Semiconductor device |
US7737522B2 (en) * | 2005-02-11 | 2010-06-15 | Alpha & Omega Semiconductor, Ltd. | Trench junction barrier controlled Schottky device with top and bottom doped regions for enhancing forward current in a vertical direction |
US7671439B2 (en) * | 2005-02-11 | 2010-03-02 | Alpha & Omega Semiconductor, Ltd. | Junction barrier Schottky (JBS) with floating islands |
JP2006295062A (en) * | 2005-04-14 | 2006-10-26 | Rohm Co Ltd | Semiconductor device |
US8633521B2 (en) * | 2007-09-26 | 2014-01-21 | Stmicroelectronics N.V. | Self-bootstrapping field effect diode structures and methods |
US8148748B2 (en) | 2007-09-26 | 2012-04-03 | Stmicroelectronics N.V. | Adjustable field effect rectifier |
WO2009042807A2 (en) * | 2007-09-26 | 2009-04-02 | Lakota Technologies, Inc. | Adjustable field effect rectifier |
US8704295B1 (en) | 2008-02-14 | 2014-04-22 | Maxpower Semiconductor, Inc. | Schottky and MOSFET+Schottky structures, devices, and methods |
WO2010127370A2 (en) * | 2009-05-01 | 2010-11-04 | Lakota Technologies, Inc. | Series current limiting device |
US7972913B2 (en) * | 2009-05-28 | 2011-07-05 | Freescale Semiconductor, Inc. | Method for forming a Schottky diode |
JP5558901B2 (en) * | 2010-04-28 | 2014-07-23 | 株式会社東芝 | Diode and manufacturing method thereof |
JP2012023199A (en) | 2010-07-14 | 2012-02-02 | Rohm Co Ltd | Schottky barrier diode |
US8937319B2 (en) * | 2011-03-07 | 2015-01-20 | Shindengen Electric Manufacturing Co., Ltd. | Schottky barrier diode |
US8362585B1 (en) | 2011-07-15 | 2013-01-29 | Alpha & Omega Semiconductor, Inc. | Junction barrier Schottky diode with enforced upper contact structure and method for robust packaging |
CN105304486B (en) * | 2014-07-03 | 2019-04-30 | 北大方正集团有限公司 | The manufacturing method of diode |
US9324827B1 (en) * | 2014-10-28 | 2016-04-26 | Globalfoundries Inc. | Non-planar schottky diode and method of fabrication |
US11069770B2 (en) * | 2018-10-01 | 2021-07-20 | Ipower Semiconductor | Carrier injection control fast recovery diode structures |
US11462648B2 (en) | 2019-12-05 | 2022-10-04 | Globalfoundries U.S. Inc. | Fin-based Schottky diode for integrated circuit (IC) products and methods of making such a Schottky diode |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4713358A (en) | 1986-05-02 | 1987-12-15 | Gte Laboratories Incorporated | Method of fabricating recessed gate static induction transistors |
US4926233A (en) | 1988-06-29 | 1990-05-15 | Texas Instruments Incorporated | Merged trench bipolar-CMOS transistor fabrication process |
US4982260A (en) | 1989-10-02 | 1991-01-01 | General Electric Company | Power rectifier with trenches |
US5262669A (en) | 1991-04-19 | 1993-11-16 | Shindengen Electric Manufacturing Co., Ltd. | Semiconductor rectifier having high breakdown voltage and high speed operation |
GB9216599D0 (en) * | 1992-08-05 | 1992-09-16 | Philips Electronics Uk Ltd | A semiconductor device comprising a vertical insulated gate field effect device and a method of manufacturing such a device |
US5241195A (en) * | 1992-08-13 | 1993-08-31 | North Carolina State University At Raleigh | Merged P-I-N/Schottky power rectifier having extended P-I-N junction |
US5696025A (en) | 1996-02-02 | 1997-12-09 | Micron Technology, Inc. | Method of forming guard ringed schottky diode |
US5612232A (en) | 1996-03-29 | 1997-03-18 | Motorola | Method of fabricating semiconductor devices and the devices |
US6362495B1 (en) * | 1998-03-05 | 2002-03-26 | Purdue Research Foundation | Dual-metal-trench silicon carbide Schottky pinch rectifier |
JP3588256B2 (en) | 1998-07-10 | 2004-11-10 | 三洋電機株式会社 | Schottky barrier diode |
US6232165B1 (en) | 1998-12-09 | 2001-05-15 | Winbond Electronics Corporation | Buried guard rings and method for forming the same |
US6229495B1 (en) * | 1999-08-06 | 2001-05-08 | Bae Systems Advanced Systems | Dual-point-feed broadband whip antenna |
US6309929B1 (en) * | 2000-09-22 | 2001-10-30 | Industrial Technology Research Institute And Genetal Semiconductor Of Taiwan, Ltd. | Method of forming trench MOS device and termination structure |
-
2000
- 2000-12-01 US US09/729,127 patent/US6426541B2/en not_active Expired - Lifetime
Cited By (45)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060121676A1 (en) * | 2001-07-03 | 2006-06-08 | Siliconix Incorporated | Trench MIS device with thick oxide layer in bottom of gate contact trench |
US20040038467A1 (en) * | 2001-07-03 | 2004-02-26 | Siliconix Incorporated | Trench MIS device having implanted drain-drift region and thick bottom oxide and process for manufacturing the same |
US7326995B2 (en) | 2001-07-03 | 2008-02-05 | Siliconix Incorporated | Trench MIS device having implanted drain-drift region and thick bottom oxide |
US7416947B2 (en) | 2001-07-03 | 2008-08-26 | Siliconix Incorporated | Method of fabricating trench MIS device with thick oxide layer in bottom of trench |
US7291884B2 (en) * | 2001-07-03 | 2007-11-06 | Siliconix Incorporated | Trench MIS device having implanted drain-drift region and thick bottom oxide |
US7435650B2 (en) | 2001-07-03 | 2008-10-14 | Siliconix Incorporated | Process for manufacturing trench MIS device having implanted drain-drift region and thick bottom oxide |
US20040227182A1 (en) * | 2001-07-03 | 2004-11-18 | Siliconix Incorporated | Process for manufacturing trench MIS device having implanted drain-drift region and thick botton oxide |
US20060038223A1 (en) * | 2001-07-03 | 2006-02-23 | Siliconix Incorporated | Trench MOSFET having drain-drift region comprising stack of implanted regions |
US20050236665A1 (en) * | 2001-07-03 | 2005-10-27 | Darwish Mohamed N | Trench MIS device having implanted drain-drift region and thick bottom oxide and process for manufacturing the same |
US7692262B2 (en) * | 2003-07-11 | 2010-04-06 | Stmicroelectronics S.A. | Rectifying and protection diode |
US20050006662A1 (en) * | 2003-07-11 | 2005-01-13 | Jean-Luc Morand | Rectifying and protection diode |
US6949454B2 (en) | 2003-10-08 | 2005-09-27 | Texas Instruments Incorporated | Guard ring structure for a Schottky diode |
US20050077590A1 (en) * | 2003-10-08 | 2005-04-14 | Leland Swanson | Guard ring structure for a Schottky diode |
US20050230744A1 (en) * | 2004-04-19 | 2005-10-20 | Shye-Lin Wu | Schottky barrier diode and method of making the same |
US7078780B2 (en) * | 2004-04-19 | 2006-07-18 | Shye-Lin Wu | Schottky barrier diode and method of making the same |
US20080197439A1 (en) * | 2004-11-08 | 2008-08-21 | Alfred Goerlach | Semiconductor Device And Method For Manufacturing Same |
WO2006048387A1 (en) * | 2004-11-08 | 2006-05-11 | Robert Bosch Gmbh | Semiconductor device and method for producing the same |
US8816467B2 (en) | 2004-11-08 | 2014-08-26 | Robert Bosch Gmbh | Semiconductor device and method for manufacturing same |
WO2006061277A1 (en) * | 2004-12-10 | 2006-06-15 | Robert Bosch Gmbh | Semiconductor device and method for production thereof |
US20090032897A1 (en) * | 2004-12-10 | 2009-02-05 | Robert Bosch Gmbh | Semiconductor Device and Method for Its Manufacture |
US7902626B2 (en) | 2004-12-10 | 2011-03-08 | Robert Bosch Gmbh | Semiconductor device and method for its manufacture |
US20070293028A1 (en) * | 2006-06-16 | 2007-12-20 | Chip Integration Tech.Co.,Ltd. | Method of forming low forward voltage Shottky barrier diode with LOCOS structure therein |
US20120007206A1 (en) * | 2007-08-08 | 2012-01-12 | Anup Bhalla | Structures and methods for forming schottky diodes on a p-substrate or a bottom anode schottky diode |
EP2279525A4 (en) * | 2008-05-12 | 2013-12-18 | Vishay Siliconix | Power field effect transistor |
US9520478B2 (en) | 2008-06-18 | 2016-12-13 | Micron Technology, Inc. | Methods of forming diodes |
US20120329210A1 (en) * | 2008-06-18 | 2012-12-27 | Micron Technology, Inc. | Methods of Forming Diodes |
US8889538B2 (en) * | 2008-06-18 | 2014-11-18 | Micron Technology, Inc. | Methods of forming diodes |
US9397187B2 (en) | 2008-06-18 | 2016-07-19 | Micron Technology, Inc. | Methods of forming diodes |
US11916129B2 (en) | 2008-06-18 | 2024-02-27 | Micron Technology, Inc. | Methods of forming diodes |
CN101800252A (en) * | 2010-03-04 | 2010-08-11 | 无锡新洁能功率半导体有限公司 | Groove-shaped Schottky barrier rectifier and manufacture method thereof |
CN102456622A (en) * | 2010-10-29 | 2012-05-16 | 上海宏力半导体制造有限公司 | Preparation method of trench-type MOS (metal oxide semiconductor) barrier schottky groove |
US8912622B2 (en) * | 2012-12-18 | 2014-12-16 | Kabushiki Kaisha Toshiba | Semiconductor device |
CN103943666A (en) * | 2013-01-17 | 2014-07-23 | 朱江 | Grooved semiconductor device and manufacturing method thereof |
CN104752521A (en) * | 2013-12-26 | 2015-07-01 | 上海华虹宏力半导体制造有限公司 | Schottky barrier diode and process method |
CN105957901A (en) * | 2015-03-09 | 2016-09-21 | 罗伯特·博世有限公司 | Semiconductor apparatus having a trench schottky barrier schottky diode |
US9748230B2 (en) * | 2015-03-09 | 2017-08-29 | Robert Bosch Gmbh | Semiconductor apparatus having a trench Schottky barrier Schottky diode |
US20160268449A1 (en) * | 2015-03-09 | 2016-09-15 | Robert Bosch Gmbh | Semiconductor apparatus having a trench schottky barrier schottky diode |
CN106816478A (en) * | 2015-12-01 | 2017-06-09 | 敦南科技股份有限公司 | Diode element and its manufacture method |
WO2018030583A1 (en) * | 2016-08-10 | 2018-02-15 | 파워큐브세미 (주) | Sic wide trench-type junction barrier schottky diode and manufacturing method therefor |
US10629754B2 (en) | 2016-08-10 | 2020-04-21 | PowerCubeSemi, INC. | SiC wide trench-type junction barrier Schottky diode and manufacturing method therefor |
US10720535B2 (en) | 2016-08-10 | 2020-07-21 | PowerCubeSemi, INC. | SiC wide trench-type junction barrier Schottky diode and manufacturing method therefor |
CN106783964A (en) * | 2017-01-24 | 2017-05-31 | 深圳基本半导体有限公司 | A kind of wide band gap semiconductor device and preparation method thereof |
CN108878543A (en) * | 2018-06-29 | 2018-11-23 | 上海华虹宏力半导体制造有限公司 | capacitor and its manufacturing method |
CN115117149A (en) * | 2022-08-23 | 2022-09-27 | 深圳芯能半导体技术有限公司 | Fast recovery diode based on wet etching process and preparation method thereof |
CN117116760A (en) * | 2023-10-19 | 2023-11-24 | 珠海格力电子元器件有限公司 | Silicon carbide device manufacturing method and silicon carbide device |
Also Published As
Publication number | Publication date |
---|---|
US6426541B2 (en) | 2002-07-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6426541B2 (en) | Schottky diode having increased forward current with improved reverse bias characteristics and method of fabrication | |
US6404033B1 (en) | Schottky diode having increased active surface area with improved reverse bias characteristics and method of fabrication | |
US6399996B1 (en) | Schottky diode having increased active surface area and method of fabrication | |
US6448160B1 (en) | Method of fabricating power rectifier device to vary operating parameters and resulting device | |
US10074741B2 (en) | Semiconductor device with trench gate structure including a gate electrode and a contact structure for a diode region | |
US6621107B2 (en) | Trench DMOS transistor with embedded trench schottky rectifier | |
US6420225B1 (en) | Method of fabricating power rectifier device | |
US6624030B2 (en) | Method of fabricating power rectifier device having a laterally graded P-N junction for a channel region | |
US6825105B2 (en) | Manufacture of semiconductor devices with Schottky barriers | |
KR101843651B1 (en) | Method of manufacturing a semiconductor device with trench gate by using a screen oxide layer | |
JP3202021B2 (en) | Punch-through field-effect transistor | |
US7633135B2 (en) | Bottom anode Schottky diode structure and method | |
US20110037139A1 (en) | Schottky barrier diode (sbd) and its off-shoot merged pn/schottky diode or junction barrier schottky (jbs) diode | |
US9064904B2 (en) | MOS P-N junction Schottky diode device and method for manufacturing the same | |
US6979861B2 (en) | Power device having reduced reverse bias leakage current | |
JP4782912B2 (en) | Junction termination extension with two slopes for edge passivation of semiconductor devices | |
US6110763A (en) | One mask, power semiconductor device fabrication process | |
US6693024B2 (en) | Semiconductor component with a semiconductor body having a multiplicity of pores and method for fabricating | |
US20220190146A1 (en) | Semiconductor device and method of manufacturing semiconductor device | |
US10032937B2 (en) | Monolithic series switching semiconductor device having low-resistance substrate contact structure and method | |
KR19990024988A (en) | Manufacturing method of power semiconductor device using semi-insulating polysilicon film | |
KR100598348B1 (en) | Method for fabricating schottky diode using silicon-based cmos process | |
CN108701694B (en) | High-voltage silicon carbide Schottky diode flip chip array | |
JPH10335630A (en) | Semiconductor device and its manufacture | |
KR19990065143A (en) | Power semiconductor device and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ADVANCED POWER DEVICES, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHANG, PAUL;CHERN, GEENG-CHUAN;HSUEH, WAYNE Y.W.;AND OTHERS;REEL/FRAME:011338/0918;SIGNING DATES FROM 20001101 TO 20001121 |
|
AS | Assignment |
Owner name: APD SEMICONDUCTOR, INC., CALIFORNIA Free format text: CHANGE OF NAME;ASSIGNOR:ADVANCED POWER DEVICES;REEL/FRAME:012768/0285 Effective date: 20010928 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
REMI | Maintenance fee reminder mailed | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
SULP | Surcharge for late payment | ||
AS | Assignment |
Owner name: DIODES, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:APD SEMICONDUCTOR, INC;REEL/FRAME:018573/0598 Effective date: 20061031 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FEPP | Fee payment procedure |
Free format text: PAT HOLDER NO LONGER CLAIMS SMALL ENTITY STATUS, ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: STOL); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
SULP | Surcharge for late payment |