TW497371B - Semiconductor device and semiconductor module - Google Patents

Semiconductor device and semiconductor module Download PDF

Info

Publication number
TW497371B
TW497371B TW90102806A TW90102806A TW497371B TW 497371 B TW497371 B TW 497371B TW 90102806 A TW90102806 A TW 90102806A TW 90102806 A TW90102806 A TW 90102806A TW 497371 B TW497371 B TW 497371B
Authority
TW
Taiwan
Prior art keywords
electrode
semiconductor
mentioned
semiconductor device
metal plate
Prior art date
Application number
TW90102806A
Other languages
English (en)
Inventor
Noriaki Sakamoto
Yoshiyuki Kobayashi
Junji Sakamoto
Yukio Okada
Yusuke Igarashi
Original Assignee
Sanyo Electric Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co filed Critical Sanyo Electric Co
Application granted granted Critical
Publication of TW497371B publication Critical patent/TW497371B/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B5/00Recording by magnetisation or demagnetisation of a record carrier; Reproducing by magnetic means; Record carriers therefor
    • G11B5/48Disposition or mounting of heads or head supports relative to record carriers ; arrangements of heads, e.g. for scanning the record carrier to increase the relative speed
    • G11B5/4806Disposition or mounting of heads or head supports relative to record carriers ; arrangements of heads, e.g. for scanning the record carrier to increase the relative speed specially adapted for disk drive assemblies, e.g. assembly prior to operation, hard or flexible disk drives
    • G11B5/4853Constructional details of the electrical connection between head and arm
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814Conductive parts
    • H01L21/4821Flat leads, e.g. lead frames with or without insulating supports
    • H01L21/4828Etching
    • H01L21/4832Etching a temporary substrate after encapsulation process to form leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H01L23/433Auxiliary members in containers characterised by their shape, e.g. pistons
    • H01L23/4334Auxiliary members in encapsulations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49575Assemblies of semiconductor devices on lead frames
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0201Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203Cooling of mounted components
    • H05K1/0204Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0201Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203Cooling of mounted components
    • H05K1/021Components thermally connected to metal substrates or heat-sinks by insert mounting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68377Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support with parts of the auxiliary support remaining in the finished device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/0212Auxiliary members for bonding areas, e.g. spacers
    • H01L2224/02122Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
    • H01L2224/02163Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
    • H01L2224/02165Reinforcing structures
    • H01L2224/02166Collar structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/3205Shape
    • H01L2224/32057Shape in side view
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83385Shape, e.g. interlocking features
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • H01L2224/854Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85417Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/85424Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • H01L2224/854Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85447Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222Sequential connecting processes
    • H01L2224/92242Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01015Phosphorus [P]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01028Nickel [Ni]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0105Tin [Sn]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01059Praseodymium [Pr]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01075Rhenium [Re]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06Polymers
    • H01L2924/078Adhesive characteristics other than chemical
    • H01L2924/07802Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12042LASER
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12044OLED
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • H01L2924/143Digital devices
    • H01L2924/1433Application-specific integrated circuit [ASIC]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/15786Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787Ceramics, e.g. crystalline carbides, nitrides or oxides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • H01L2924/183Connection portion, e.g. seal
    • H01L2924/18301Connection portion, e.g. seal being an anchoring portion, i.e. mechanical interlocking between the encapsulation resin and another package part
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/35Mechanical effects
    • H01L2924/351Thermal stress
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/182Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/189Printed circuits structurally associated with non-printed electric components characterised by the use of a flexible or folded printed circuit
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227Other objects, e.g. metallic pieces
    • H05K2201/10416Metallic blocks or heatsinks completely inserted in a PCB
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10727Leadless chip carrier [LCC], e.g. chip-modules for cards

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Description

A7 B7
五、發明說明(1 ) [發明所屬的技術領域] 本發明係關於半導體裝置及半導體模組,尤係關於由 半導體元件順利釋放熱量之構造者。 [習用技術] ☆近幾年來,由於行動電話及小型高密度組裝機器普遍 採用半^體裝置,輕薄短小且散熱性優異之半導體裝置之 要求甚殷切。且於各種基板組裝半導體裝置,以包含該基 板的半導體模組(module),組裝於各類機器。基板有所謂: 陶瓷(ceramic)基板、印刷基板、軟性薄片(flexible sheet)、 金屬基板及玻璃基板等者。茲以軟性薄片組裝的半導體模 組,敘述於後。本發明之實施形態亦能採用這些基板。、 第14圖係表示使用軟性薄片之半導體模組安裝於硬 碟(hard disc)l〇〇者。該硬碟100係如於1997年6月16曰 之「曰經電子學(No.691)」第92頁所詳述者。 該硬碟100係組裝於由金屬所製成之匣體,以多枚記 錄磁碟(disc)l〇2 —體固定於轉軸馬達(spindle m〇t〇r),且 於各記錄磁碟102表面,介由少許空隙配置磁頭1〇4,而 該磁頭104即係固定於臂部1〇5前方懸掛具 (suspension)106前端,由磁頭1〇4、懸掛具1〇6及臂部ι〇5 成為一體’組裝於致動器(actuat〇r)i〇7。因記錄磁碟1〇2 係介由該磁頭104進行寫入、讀出,因而須電連讀·寫放 大用之1C 108。為此,須於軟性薄片1〇9使用組裝該讀· 寫放大用之1C 1 08之半導體模組11 〇,且將設於軟性薄片 109上的配線,連接於磁頭ι〇4。該半導體模組11〇被稱為 f請先閱讀背面之注音?事項再填寫本頁) I U--—^----r---·--一 經濟部智慧財產局員工消費合作社印製 經濟部智慧財產局員工消費合作社印製 497371 五、發明說明(2 軟性電路組合(flexible circuit assembly),通常係以FC A 簡稱之。 在匣體101背面露出固定於半導體模組110之連接器 111 ’且將該連接器(公或母具)m與固定在主基板(main bGard)ll2的連接器(母或公具)連接。又因於該主基板n2 設有配線' 組裝轉軸馬達1〇3的驅動用1C、緩衝記憶體 (buffer mem〇ry)及其他為驅動而設的π,如:ASIC等。 例如:記錄磁碟102係介由轉軸馬達1〇3,以4500rpm 之轉速轉動,磁頭104係由致動器1〇7決定其位置。因該 轉動機構係以設在匣體101之蓋體密閉,致使熱量積存於 匣體内’而使讀·寫放大用1C 108的溫度上升。為此,係 將讀·寫放大用1C 108固定於致動器1〇7及匣體loi箄埶 擴散較優異的部位。又因上述轉軸馬達1〇3的轉速有逐漸 增加為5400、7200、lOOOOrpm的傾向,因而,熱擴散愈 為重要。 為說明上述的FCA(軟性電路組合)特將該構造例示於 第15圖。第15圖a為平面圖,第μ圖為剖面圖,係將 設於前端之讀寫放大用1C 1〇8部分沿A-A線剖切者。因 該FCA 110係折疊後組裝於匣體ι〇1内的一部分,因而, 採用易以加工的平面形狀的軟性片(flexible sheet)1〇9。 於該FCA 110左端,组裝連接器ln為第1連接部。 與該連接器111電連接的第1配線121,係貼於第1軟性 片109上,延伸至右端,以將上述第!配線i 2丨連接至讀· 寫放大用1C 108。又,連接磁頭104之放大用IC 1〇8的導 本紙張尺度適用中國國家標準(CNS)A4規格(21G X 297公爱)— (請先閱讀背面之注意事項再填寫本頁) Γ裝----=---h 訂---l·---.1·. 497371 A7 ' ______________ 五、發明說明(3 ) 線122,係連接於第2配線123,而該第2配線ι23連接設 於臂部105、懸掛具1〇6上的第2軟性片ι24上的第3配 線126。也就是說:第1軟性片1〇9右端成為第2連接部 127’在此處與第2軟性片124連接。唯該第1軟性片^〇9 及第2軟性片124得設為一體。此時,係將第2配線123 與第3配線126設為一體。 又於設置讀·寫放大用1C 108之第丨軟性片1〇9背面 配設支持構件128。該支持構件128係使用陶瓷基板或A1 基板。介由該支持構件128與露出在匣體1〇1内部之金屬, 成為熱結合,以將讀·寫放大用1C 108的熱量放出外部。 繼而參照第15圖B繼續說明讀·寫放大用ic 1〇8與 第1軟性片109的連接構造於後: 該軟性片109係由下層,以第i聚亞醯胺(p〇lyimide) 片130(下稱第1PI片)、第1接著層131、導電圖案 (condnetivepattenOm、第2接著層133及第2聚亞醯胺 片134(下稱第2PI片)的順序堆積,由第1及第2ρι片13〇、 134將導電型樣132以夾層狀予以挾持。 又為連接讀·寫放大用iC 108,可去除所需處之第2PI 片134及第2接著層in,以形成開口部135,露出導電圖 案132°然後,如圖所示,介由導線122將讀·寫放大用 1C 108予以連接。 [發明所欲解決的問題] 於第15圖B中,以絕緣性樹脂136封裝(package)的 半導體裝置’係以箭印所示之散熱路徑向外放熱,尤因係 ----------- (請先閱讀背面之注意事項再填寫本頁) 訂·- 經濟部智慧財產局員工消費合作社印製 本紙張尺度適用中國國豕標準(CNS)A4規格(21GX 297公爱) 3 312148 497371 A7 五、發明說明(4 ) 由絕緣性樹脂U6成為熱阻,於讀.寫放大用ICi〇8產生 之熱量’有無法得以有效地放出外部的問題。 (請先閱讀背面之注意事項再填寫本頁) 再以硬碟說明之。硬碟的讀.寫轉送速率為5〇〇MHz 至1GHz’甚至被要求為更高頻率,因此’不得不將讀· 寫放大用IC1〇8之讀.寫速率予以高速化。因此,須將連 接於讀.寫放大用1C 108之軟性片上的配線路徑縮短,以 防止讀.寫放大用IC108之溫度上升,尤因記錄磁碟1〇2 係以高速轉動,且係在匣體1〇1與蓋體密閉的空間,該内 部溫度亦將上升到70至80度。唯一般忆的動作容許溫度 為約125度,故該讀.寫放大用IC 1〇8係由該内部溫度肋 度可容許有45度的溫度上升。然如圖中所示半導體本身 的熱阻及FCA的熱阻大時,讀·寫放大用ici〇8的溫度 極可能於短時間中超越動作容許溫度,致使無法盡其能 力,因而,具有優秀放熱性的半導體裝置及fca為業界所 需求。 又因今後之更高動作頻率,讀·寫放大用Icl〇8本身 亦將由演算處理發生之熱量,使溫度上升的問題存在。因 經 濟 部 智 * w 財 產 局 員 工 消 費 合 作 社 印 製 而,雖在常溫中得以實現目的動作頻率,但在硬碟内部的 溫度上升而須將動作頻率予以下降。 如上升,Ik著今後的動作頻率提高更需於半導體裝 置及半導體模組(FCA)上謀求其放熱性的提升。
另於致動器107及固定之臂部1〇5、懸掛具1〇6與磁 頭104’須減少其慣性力矩(m〇ment),使之輕巧。尤如第 Μ圖所示,將讀.寫放大用ICl〇8组裝於致動器1〇7表 312148 A7 五、發明說明(5 ) 面上時’更需該KM08的輕量化,以求得fcau〇的輕量 化。 [解決問題的手段] 本發明係有鐘於上述課題而作者。第i,係半導體元 件以絕緣樹脂封裝為一體,且在背面露出上述半導體元件 之壓銲(b〇ndlng)電極與連接之料(㈣,及露出於上述半 導體元件身面之以熱結合的散熱用電極之半導體裝置, 、在上述散熱用電極之露出部,配設較上述銲墊之背面 為突出的金屬板,予以解決者。 該突出金屬板係與第丨支撐構件的軟性片背面性為面 寺位置故能於第2支持構件的放熱板接觸金屬板,以將 半導體元件的熱量由放熱板的導熱傳出者。 第2實貝上,係將上述銲墊背面與上述散熱電極背 面,配置於同一平面者。 第3、上述半導體元件與上述散熱電極,係以絕緣材 料或導電材料予以固定者。 第4上述散熱電極與上述金屬板,係以絕緣材料或 導電材料予以固定者。 第5、上述散熱電極與上述金屬板,係以同一材料形 成為一體者。 第6、係使上述絕緣性樹脂背面突出於上述銲墊背面 者。 弟7 上述銲塾側面與由上述銲塾側面延伸之上述絕 緣性樹脂背面,係描繪同一曲線者。 規格(21〇 X 297 公爱 5 312148 {請先閱讀背面之注音?事項再填寫本頁} T 裝----^----^訂----Γ---* — \ 經濟部智慧財產局員工消費合作社印製 497371 五、發明說明(6 ) 該絕緣性樹脂背面係以描繪蝕刻面,予以彎曲突出。 而於該彎曲部旁配置銲錫等的銲材,以該部分防止=材間 之短路。 a 第8、係具有··將設有導電型樣的第1支持構件,盘 上述導電圖案予以連接的半導體元件’以絕緣性樹脂封裝 為-體,且於背面露出與上述半導體元件之壓鲜電極 的銲墊及於上述半導體元侔皆而,丨、,勒丛人 ^ 篮70件背面,以熱結合的散熱用電極 之半導體裝置的一種半導體模組。 設於上述第!支持構件上之導電圖案,係與上述鲜塾 連接,對應於上述散熱用電極之上述帛i支持構件設有開 口部’而於上述開π部設置有與上述散熱用電極固定之^ 屬板。 第9、係於上述帛!支持構件背面貼付固定上述金 屬板之第2支持構件者。 第1〇、上述散熱電極與上述金屬板,係以同—材料形 成為一體者。 7 第11、係於對應上述金屬板的上述第2支持構件,設 置由導电材料構成之固定板,而將於上述固定板與上述金 屬板予以熱結合者。 、 員 第12、上述金屬板係以Cu為主材料,而上述第2支 持構件係以A1為主材料,且係將形成於上述第2支持構件 之CU為主材料的鍍臈作成上述固定板者。 第U、係使上述絕緣性樹脂背面突出於上述於銲墊背 面之半導體模組者。 本張尺度適用中國國家標準規格⑵297公爱) 6 312148 497371 B7 五、發明說明(7 ) 第1 4、係以上逑銲墊側面與由上述銲墊侧面延伸之上 述絕緣性樹脂背面,得以描繪同一曲線者。 第15上逑半導體元件為硬碟的讀·寫放大用1C者。 第16、係將半導體元件以絕緣性樹脂予以一體封裝、 且於背面露出,與上述半導體元件之廢銲電極連接的銲 墊,及介由與上述銲墊為一體的配線延伸的外部連接電 極以及,與上述半導體元件背面予以熱結合的散熱用電 極的半導體裝置,而於上述散熱用電極露出部,設置較上 述外部連接電極的背面突出的金屬板者。 第17、μ質上,係將上述外部連接電極背面與上述散 熱電極背面,配置於同一平面者。 訂 第18、上述半導體元件與上述散熱電極,係以絕緣材 料或導電材料予以固定者。 第19、上述散熱電極與上述金屬板,係以絕緣材料或 導電材料予以固定者。 第20、上述散熱電極與上述金屬板,係以同一材料形 成為一體者。 第21、係使上述絕緣性樹脂背面突出於上述外部連 電極背面者。 第22、係以上述外部連接電極側面與由上述外部連接 電極側面延伸之上述絕緣性樹脂背面,描繪同一曲線者。 第23、係具有··將設有導電圖案的第!支持構件,與 上述導電圖案予以連接的半導體元件,以絕緣性樹脂封裝 為一體,且於背面露出與上述半導體元件之壓銲電極連接 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 7 312148 A7 A7 8 五、發明說明(8 : 的銲墊及於上述半導體元件背面,以熱結合的散熱用電極 之半導體裝置的半導體模組, 而將叹於上述第1支持構件上之導電圖案,與上述外部連 接電極連接,且於對應上述散熱用電極的上述第i支持 =上設開口部’㈣上述開口部設置固定於上述散熱 極的金屬板者。 € 第24、係於上述第】支持構件背面,貼著固定上述金 屬板之第2支持構件者。 ’ 、第25、上述散熱電極與上述金屬板,係以同一材料形 成為' 體者。 :26、係於對應上述金屬板的上述第2支持構件,設 電材料構成之固定板’而將於上述固 屬板予以熱結合者。 1食 持構::、上逑金屬板係以CU為主材料,而上述第2支 持構件係以A1為主材料,且#蔣带士 μ l ^ 又 成上述第2支持構件 為主材料的鍍膜作成上述固定板者。 第28、係使上述絕緣性接合 連接電極背面者。 於上述於外部 第29、係以上述外部連接電極側面與由上述外部 者極側面延伸之上述絕緣性接合物背面,係描緣同一曲線 【發::、上述半導體元件為硬碟的讀.寫放大用1C者。 [發明的實施形態] 百 ,供一種高放熱性’且為輕薄短小的本導
(CNS)A4 (210 x 297TF 312148 ^ ^---l· t---l·---:ΙΛ (請先閱讀背面之注咅?事項#|填寫本頁) 497371 A7 B7 五、發明說明(9 ) :裝置’ Η時’亦係提供一種組裝該半導體裝置之半導體 =,例如:組裝於軟性薄片之半導體模組(下稱fca), 遣组裝該FCA之機器,如:硬碟之特性改善者。 該組裝FCA之機器例,係如第14圖所示之硬碟1〇〇。 而FCA係如第!圖所示。又,組裝該似的半導體裝置, 及其製造方法即表示於第2至13圖。 施態檨 本實施態樣係說明組裝有FCA 11〇的機器者。 以該機器再次說明習用例中說明的硬碟1〇〇如下: 因硬碟100組裝於電腦,故依其需要組裝於主控板 Uh且於該主控板112組裝插座(或插頭)型的連接器。再 «上FCA’以將由㈣101背面露出之插頭(或插座)型 連接器m予上述主控板112上的連接器連接。又於厘體 101中,依其容量堆積料記錄㈣的複數枚記錄磁碟 102。而磁頭104係以懸浮在記錄磁碟1〇2上約2〇至 處進行掃描’因而得將時記錄磁碟102間的間隔設定為進 行掃描時不致以發生問題的間隔。再維持該 達予以以。又係將該轉軸馬達1G3組裝於== 板上,使配置於組裝用基板背面之連接器由匣體101背面 突出。然後,將該連接器接於主控板112上的連接器。因 而,係於該主控板112組裝:驅動磁頭1〇4之讀寫放大 用1C 108的1C;驅動轉軸馬達1〇3的IC;驅動致動器 的1C ·’暫時保管資料的緩衝記憶體,及實現廒家獨特驅動 方式的ASIC等。當然亦可組裝其他受動元件(passiw 本紙張尺度適用中國國私標準(CNS)A4規格(210 X 297公复 312148 497371 經濟部智慧財產局員工消費合作社印製 A7 ________B7___ 五、發明說明(1G ) element)及致動元件(actiVe element)。 然後,儘量縮短連接磁104與讀·寫放大用1C 108間 的配線,將讀·寫放大用1C 108配置於致動器107上。唯 因將予以說明的本發明半導體裝置,係一極薄型且為輕量 者’因此,得以組裝在致動器107以外的臂部105或懸掛 具106上。此時,係如第1圖所示,係將半導體裝置 背面由第1支持構件11之開口部12露出,以使半導體裝 置1〇的背面與臂部105或懸掛具106形式熱結合,使半導 體裝置10的熱量介由臂部105及匣體101對外散出。本例 係以硬碟為應用例予以說明,因此,將軟性片作為第1支 持構件,唯以機器可選定印刷基板或陶瓷基板為第1支持 構件。 第2實施態檨 本實施態樣係說明半導體裝置者。 首先,參照第2圖說明本發明的半導體裝置。其令, 第2A圖為半導體裝置的平面圖。第2B圖為第2A圖中A_a 線的剖面圖。 第2圖係於絕緣性樹脂13中埋入下述構成要件者。 如:壓銲銲墊(bonding pad) 14……;設於該壓銲銲墊ι4所 圍撓領域的散熱用電極15,及設於該散熱用電極15上的 半導體元件16。其中,半導體元件16,係介由絕緣性接合 物17固定於上述散熱用電極15,且為考慮其觸接性分割 為4等分。以4分割形成之該分割溝即以符號丨8表示之。 且將該半導體元件16之壓銲電極(bonding 本紙張尺度適用中國國家標準(CNS)A4規格⑵G χ 297公髮) --------- 10 312148 (請先閱讀背面之注意事項再填寫本頁)
497371 經濟部智慧財產局員工消費合作社印製 A7 五、發明說明(11 ) electrode)19及壓銲銲塾(b〇n(jing pad) 14,介由金屬細線20 予以連接。 上述壓銲銲墊14的背面外露於絕緣性樹脂13,形成 為外部連接電極21,而於壓銲銲墊14……侧面施以等向性 敍亥!(isotropic etching) ’ 因係實施濕性餘刻(wet etching), 可形成彎曲構造,亦以該彎曲構造產生定錨(anch〇r)效 果。 本構成係以半導體元件16、複數個導電圖案14、15、 絕緣性接合物17,以及埋入用絕緣性樹脂13等4種材料 構成。又於半導體元件16的配置領域中,在散熱用電極 1 5上及其間,形成絕緣性接合物1 7,而該絕緣性接合物 17係設在由餘刻形成於上述分割溝内,且將其背面由 半導體裝置10 A的背面露出。而將上述全部構件以絕緣性 樹脂13予以封裝。同時,由該絕緣性樹脂13支承上述壓 銲銲塾14……及半導體元件16。 絕緣性接合物17,係以由絕緣材料所成之接著劑及具 接著性的絕緣片為宜。由後述製造方法可知,係以能貼牢 全晶圓,且得以微影法圖案化的材料為宜。如散熱用電極 15可與半導體元件16背面連接時,得使用銲材、導電銲 錫膏(paste)等替代絕緣性接合物。 絕緣性樹脂,可使用環氧樹脂等之熱硬化性樹脂及聚 亞醯胺(P〇lyimide)樹脂、聚硫化苯(polyphenylene sulfide) 樹脂等熱可塑性樹脂。 唯絕緣性樹脂得採用,以模具可硬化的樹脂,或以浸 本紙張尺度適用中國國家標準(CNS)A4規格(21G χ 297公髮) 11 312148 (請先閱讀背面之注意事項再填寫本頁) 裝----·---^訂---U----ΛΙ--· 497371 經濟部智慧財產局員工消費合作社印製 A7 五、發明說明(12 潰(dlp)、塗層(eoating)處理可能予以覆蓋的全部樹脂。導 電圖案14,可使用以Cu為主材料的導電薄膜,以八丨為主 材料的導電薄膜,或Fe-Ni合金、A1_Cu堆積體、A1_c卜 A1堆積體等。當然亦可使用其他導電材料,唯以能蝕刻的 導電材料及得以雷射光束蒸發的導電材為宜。若考慮半蝕 刻(half etching)性、鍍膜形成性、熱應力等,即以&為主 材’以壓延形成的導電材料為宜。 因本發明係將絕緣性樹脂13及絕緣性接合物17、充 填於分割構18、22,故具有防止導電圖案脫落特徵。又於 蝕刻作業上採用乾式蝕刻,若係採用濕式蝕刻時,亦係施 行等向性關,以使壓銲銲墊14......側面形成為-曲的構 造’以產生定錯(anchor)效果。因&,得以實現導電型樣 14、散熱用電極15不致於由絕緣性樹月旨13脫落的構造。 又因散熱用電極15背面係由封裝體(pack㈣背面外 露。因而’得以作成在散熱用電極15背面,與後述之金屬 板23、第2支持構件24 ’或覆蓋 復蓋於第2支持構件24的固 定板25等觸接,或固定的構造。亦 j田落構造,使產生於半 V體疋件16的熱量,出放於第2支捭 又付楫件24,以防止丰 導體元件16的溫度上升,因而, 件以擴大半導體元件16 該部分之驅動電流或/及驅動頻率。 本發明的半導體裝置1〇A,俜將道+ 货、將導電圖案、散埶 極15封裝樹脂的絕緣性樹脂Μ 耿"、、用電 .^ ^ 支持,係一種不需要 支持基板的構成。而該構成為本發明特徵 裝置的導電路徑,係以支持基板(軟 料導體 __ 性潯片 '印刷基板或陶 Μ氏張尺度適用中國國家標準(CNS:)A4規格⑽,7公髮丁 12 312148 (請先閱讀背面之注意事項再填寫本頁)
497371 A7 五、發明說明(I3 ) 瓷基板),或以引線框(lead frame)等支承,該構成本就不 需予以支承,且可由去除支持基板,使之為薄型·輕量化, 同時亦得以減低材料費用,故具有廉價特徵。 面 又口係於封裝體为面露出屢銲銲塾14、散熱用電極 15,若係於該領域覆蓋如銲錫等銲材時,因散熱用電極15 |零 的面積較寬,將使銲材膜厚因銲材的流動而不同。為此, 要使該銲材臈厚的均勻,係於半導體裝置10A背面形成絕 緣薄膜2 6第2 A圖中所示虛線2 7係表示,由該絕緣薄膜 26外路之露出部。此處係以矩形外露壓銲銲墊μ背面, 故有同一尺寸的背面由該絕緣薄膜26露出。 因而,為使銲材流動而覆蓋部分為實質的同一尺寸, 可使形成之銲材為實質上的同一厚度。此種現象在鮮錫印!訂 刷後、回流(reflow)後亦應一樣。且於Ag、Au' 等 導電鋒膏亦-樣。由該構成,須詳細計算金屬板背面突出 於壓銲銲墊14背面的數值。又如第圖,若形成有銲錫 球,則因全銲錫球下端觸接於組裝基板的導電電路,得以| # 減少杯接不良。 又因散熱用電極15的外露部分(露出部)27,為考慮其 半導體元件的散熱性,得形成為較壓鮮銲塾14為 尺寸。 製 復因設置絕緣薄膜26 ’得使設於第i支持構件Η的 導電圖案32延伸於本半導體裝置背面。通常係將設於第1 支持構件η側的導電圖案32,迁回於上述半導體裝置的 固定領域配置’唯因形成有上述絕緣薄膜26,得以不必採 本 1氏張尺度適用中關家標準(CNS)A4規格⑵G χ挪公复 13 312148 A7 A7 經濟部智慧財產局員工消費合作社印製 五、發明說明(14 ) 用运回配置。更因絕緣性樹腊13、絕緣性觸接機構17突 出於導電型樣’而於第1支持構件11側的配線與導電型樣 間形成空隙,以防止短路的發生。 星-1實施II檨 本實施態樣係說明半導體裝置10B者。 以第3圖表示本發明之半導體裝置刚。第3A圖為 半導體裝置Η)Β的平面圖,第3B圖為第3A圖中A_A線 的剖面圖。唯因係與第2圖的構成類似,僅說明其相異的 部分。 於第2®中’係將壓銲銲墊14背面直接作為外部連接 電和予以使用。唯於本實施態樣係於壓鲜婷14,一體形成 配線30,及與配線%為—體的外料接電極η。 酋以虛線所不矩形部分則表示半導體元件i 6,且於該半 V體το件16背面’以如圖所示之環狀或矩陣狀配置上述外 Z連接電極31。該配置係與眾知之Β(}α相同或類似的構 仏者。亦得以為緩和連接部的變形,將配線作成一波狀 形狀。 右將半導體元件16直接配置於導電圖案14、30、31 及散熱用電極15上時,將介由半導體元件背面短路。因 此,絕緣性接合物1 7,僅採用絕緣材料而不使用導電材 料唯右半導體元件係與散熱用電極為同一尺寸,或較之 為小時,得使用導電性的固定方法。 又因,與第1支持構件11的導電圖案32之連接處為 外部連接電極31,將壓銲銲墊14背面,配線3〇背面以絕 本紙張尺度適用中關家標準(CNS)A4規格(脈撕公爱)---- (請先閱讀背面之注意事項再填寫本頁) ----*----訂·--^----!1·
312148 14 71 73 49 A7
五、發明說明(15 ) 緣薄膜26覆蓋。在外部連接電極31 上所不之圓孔虛線拷 記’散熱用電極15所示之虛線圓孔 ^標 膜26露出的部分。 己係'表不由絕緣薄 又因散熱用電極15,係將外部連接電極31延伸於半 導體元件16背面’得使將該散熱用電極Η形成為較小於 第2圖所不者。因此,得以由絕緣性接合物η覆蓋散熱用 電極15、外部連接電極31及配線3G的m絕緣性 樹脂Π覆蓋壓銲銲墊14、配線的一部、半導體元件16及 金屬細線2 0。 本實施態樣,得於壓銲銲墊14數特多,且其尺寸甚小 時,得介由配線作為外部連接電極予以再配置以使外部 連接電極31#尺寸擴大。亦因具有配線,得抑制加於金屬 細線連接部、銲錫連接部的變形。 半導體元件16與散熱用電極15係以絕緣性觸接機構 17固定,因觸接機構係以絕緣材料構成,其熱阻必成問 題。唯以混有si氧化物或氧化鋁等有益導熱填料(fnier) 的聚矽酮(silicone)樹脂構成絕緣性接合物,可將半導體元 件16的熱量順利地傳於散熱用電極15。 因散熱用電極15與半導體元件16背面的間隔,即以 統一上述填料的直徑形成為均一者。因此,若須考慮形成 微小間隙時,付於絕緣性接合物在軟化狀態時,輕按半導 體元件16,即可容易地形成所需間隙。 第4實施態樣 本實施態樣係說明半導體裝置l〇A、10B者。 (請先閱讀背面之注意事項再填寫本頁) 裝----^----^訂---l· I--·! 經濟部智慧財產局員工消費合作社印製 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 15 312148 497371 經濟部智慧財產局員工消費合作社印製 16 A7 五、發明說明(16 ) 本製造方法係以僅為愚^日 馬壓鲊銲墊14、散熱用電極15的 形狀’或僅追加配線3〇、外邱& 外4連接電極3 1的構造者。其 餘則實質上相同。 此以第3圖之半導體奘 裝置10B說明其製造方法。而第 4至8圖即對係對應於第3网由 弟3圖中A-A線之剖面圖者。 首先’如第4圖所示,準備導電膜40。該膜厚度係以 約1〇叫至3〇〇叫為宜。本發明即採肖7〇_者。其次, 在該導電膜40表面形成作為耐钱刻遮罩的導電膜41或光 阻(―㈣―。而該圖案係如第从圖的與壓銲銲墊 14…、配線30,··、外部遠接雪4 I遷接電極31···、散熱用電極15為 同-的圖案。若以光阻替代導電膜41使㈣,在光阻下層 之至少對應於塵銲銲墊的部分,形成Au、Ag puNi 等導電膜。此乃為壓鋒而予以今署 丁 °又置(从上可參照第4圖)。 續之,介由上述導電膜或光阻41、將導電结4〇予以 半蚀刻’該蚀m應較導„4G厚度w彳深度命 淺愈有可能形成微細圖案。 〜 由上述半餘刻可在導雷膜40 I工《 等電膜4〇表面顯示出凸狀的導電 圖案14、30、31、散熱用電極15等 哥该導電箔40係如上 述,使用Cu為主材,以壓延形成的 ^ ’白。亦可採用以A1 所成的導電薄箔、Fe-Ni合金導電蔆炫 寻泊、Cu-Al堆積體、
Al-Cu-Al堆積體。尤於Al-Cu-Al堆籍縣 , 隹積體,具有防止因熱膨 脹係數差而產生的彎曲作用。 然後’在第3 ®的矩形虚線對應之部分設絕緣性觸接 ^機構17。而該絕緣性觸接機構17係設於: 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 312148 -----------裝----.---r 訂---·----·! (請先閱讀背面之注咅?事項再填寫本頁) A7 五、發明說明(P ) 二==:的分割溝22:散熱用電極15舆配線 圖)。 3〇間的分割溝及該等上面(參照第5 m設m時合#17 …將半導體16之壓銲電極19與壓銲…件 圖令,因係將半導體元 〃 乂連接。 接方法係採用金屬細線實施予以正面(faceup)組裝,該連 於該壓料業中,㈣料墊14係與導電㈣為 -,且導電fl 40背面為平面(nat),故可與料機 訂 # 二的卫作抬面接觸。若能將導電㈣完全 固疋於磨鏵機’即可不發生屢銲銲墊14的位置偏移,立 壓銲能量亦得以有效地傳遍於金屬細線2()及壓辉鲜塾 14…因此,可提升金屬細線20的固定強度予以連接。且 在壓銲機工作抬面的固定,即可於工作抬面設置複數個真 空吸氣孔,或由上方按壓導電箔4〇即可。 亦無須使用支持基板而可將半導體元件予以組裝,故 得將半導體元件16的高度予以減低基板部分的厚度。因 此’可使後述組件外形厚度得以薄型化。 然後,以覆蓋在半蝕刻形成的壓銲銲墊14,由半導體 元件16露出的配線30、半導體元件16及金屬細線2〇的 方式形成絕緣性樹脂13。該絕緣性樹脂可使用熱可塑性、 熱硬化性的任何一種。 亦可由傳遍模塑法(transfer moulding)、射出成型法、 浸潰法(dipping)或塗層(⑶…叫)法等予以實現。樹脂材料 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐 312148 497371 經 濟 部 智 慧 財 產 局 員 工 消 費 合 作 社 印 製 Α7 Β7 五、發明說明(18) 有:使用於傳遍模塑的環氧樹脂等熱硬化性樹脂,及使用 於射出成型之液晶聚合物、聚硫化苯等熱可塑性樹脂。 於本實施態樣中,該絕緣性樹脂的厚度係以覆蓋金屬 細線20頂部約1 〇〇μ為原則。唯該厚度得以考慮半導體裝 置的強度予以加厚或減薄。 唯於樹脂注入時,壓銲銲墊i 4、配線30、外部連接電 極31及散熱用電極15,係與片狀導電箔4〇成為一體,若 無的導電箔40的偏移、絕無該銅箔圖案的偏移。 如上述,係於絕緣性樹脂13埋入形成為凸部之壓銲銲 塾14、配線30、外部連接電極31、散熱用電極15、半導 體元件16等,且使較凸部為下方的導電箔4〇,由背面露 出(參照第7圖)。 其次,除去由上述絕緣樹脂丨3背面外露的導電箔, 將壓銲銲墊14、配線30、外部連接電極31、散熱用電極 1 5分別予以分割。 刀吾】製程,有各種方法,如以餘刻去除背 叫了 Μ分割 者’或以研磨,及研削予以切削分割者。亦 、 叮用兩種方 法。唯以研削法切削絕緣性樹脂1 3予以露 4 ,導電 40的研削渣屑及外側的薄狀金屬毛邊(burr),刺 ' 樹脂13 ’或絕緣性接合物17的問題。因此, 右从蝕刻分 割,即不會於Cu的圖案間絕緣性樹脂丨3,或絶緣性接入 物17表面,形成導電箔4〇之金屬嵌入。由此,可接口 細間隔的圖案間短路。 防止微 若作為1單位的半導體裝置10]B係以複數 ______ 妖调形成為一 本紙張尺巧用中“標準(挪从4規格咖χ 297公髮) 312148 (請先閱讀背面之注意事項再填寫本頁)
497371 經濟部智慧財產局員工消費合作社印製 A7 B7 五、發明說明(19 ) 體時,須於分割製程後,追加切割製程。 本實施態樣雖係使用切割裝置,將半導體裝置予以單 體的分離,亦可作為巧克力式切割,當然可使用衝床或切 斷處理。 於本實施體樣中’係將Cu型樣分離後,在分離的背 面露出之圖案14、30、31、15上形成絕緣薄膜26,該絕 緣薄膜26係定位於第3A圖中虛線圖所示部分露出。之 後,可於箭印所示部分切斷(dicing)為單獨的半導體裝置 10B 〇 唯上述中之銲錫42得任意於切割前,或於切割後形 成。 由上述之製造方法,係將壓銲銲墊、配線、外部連接 電極、散熱用電極、半導體元件等埋進絕緣性樹脂中,以 實現輕薄短小的半導體封裝體。 第5至6圖中所示的絕緣性接合物ι7,得於分離各半 導體元件16前的晶圓階段時予以貼合。也就是說,在晶圓 階段在晶圓背面形成片狀接著劑,於切割時,與晶圓同時 切斷即可序第5圖中的製程所示,不需於導電箔4〇上形 成絕緣性接合物17的製程。 其次,就上述製造方法所產生之效果說明於後: 第導電圖案經由半蝕刻後,與導電箔為一體予以支 持’因此得以省略習用之支持用基板。 第2 ’在導電箔上形成有半蝕刻後為凸部的導電圖 案’因此,得使該導電圖案微細化。由此,可使寬度、 间 本紙張尺度適用?規格⑽x 297公餐)------- 19 312148 -----------裝----.---,丨訂---.---U---· (請先閱讀背面之注意事項再填寫本頁) 71 73
五、發明說明(20) 經濟部智慧財產局員工消費合作社印製 隔變窄,以形成平面尺寸較小的組件。 第3 ’目係以導電圖案、半導體元件、連接機構及封裝 枓構成’因此’得以必要的最低限度構成所需半導體裝 *因而可減少無為的材料浪費,減低成本,且可完成 輕薄短小的半導體裝置。 、第4 ’導電圖案、配線、外部連接電極及散熱用電極係 以:蝕刻形成為凸部,且可將分離作業於封裝作業後予以 進仃,故,無需連接帶(tie bar)、吊線等,因此,於本發明 中,70全沒有形成連接帶(吊線)及連接帶(吊線)裁切等作業 程序。 ' 第5,成為凸部的導電圖案埋入絕緣性樹脂後,由絕緣 性樹脂背面取除導電箔,因導電圖案分離,可如習用導線 框,得以消除導線與導線間產生的樹脂毛邊。 第6’半導體元件係介由絕緣性接合物固定於散熱用 電極,而該散熱用電極係由背面外露,以將本發明的半導 體裝置所產生的熱量,由半導體裝置背面有效地放出。又 於絕緣性接合物的材質混入Si氧化膜及氧化鋁等填料 (filler)使其散熱性提升。且統一上述填料尺寸,保持半導 體元件16與導電圖案間的間隙於一定值。 第5實施態檨 本實施態樣係說明固定金屬板23的半導體裝置 10A、10B’及使用該半導體裝置i〇A、10B的半導體模組 者。 以第1圖表示半導體模組(FCA) 50。其組裝的半導體 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 20 312148 (請先閱讀背面之注意事項再填寫本頁) 裝 '---"—訂---.---^--- # 經濟部智慧財產局員工消費合作社印制衣 21 497371 五、發明說明(η ) 裝置為第2圖所示之半導體裝| 1〇Α者。 百先,說明以軟性薄片(flexible sheet)所成的第1支持 構件11 °该軟性薄片11係由下層以··第1PI片51、第1 接著層52、導電圖案53、第2接著層54及第2PI片55 $順序堆積。右須將導電圖案作成多層構造時,需增加接 著層,且將上下導電型樣介由連通孔(through-hole)予以連 接而於第1支持構件11形成如第丨C圖所示的至少得露 出金屬板23的第1開口部。 然後,形成得以露出導電圖案的第2開口部56。亦可 使對應於第2開口部56的導電圖案32完全露出或僅外露 連接的部分。亦可去除例如··第训片55、第2接著層^ 的全部,或如圖示,將第2ρϊ片55的全部予以去除,同時, 僅去除第2接著層54的露出部分。如上述,可避面銲錫 27的流動。 本發明的半導體裝置,係於散熱用電極B背面貼合金 屬板23者且,本發明的半導體模組係使第!支持構件 面與金屬板23為略同位置。 述金屬板23將考慮第i支持構件與固定板Μ 的厚度決定其厚度值。介由鲜錫27,將壓銲銲墊145 電圖案32固定時,決定兮你山#, a ^ 决&邊使由第1開口部12露出的金 板23為第1支持構件11背面的厚度以作為實質同—面。 因此,得與觸接第2支持構件,亦可與具有固定板Μ之第 2支持構件為之觸接及固定。 以下例具體說明上述連接構造於後·· 本紙張尺度_ + _家鮮(CNS)A4麟⑵0^-^ 312148 (請先閱讀背面之注意事項再填寫本頁) ----Λ----二π---·---l·-- # A7 五 經濟部智慧財產局員工消費合作社印製 '發明說明(22 第1例:係採用 為第2支持構件24, 、2銹鋼等輕量金屬板或陶瓷基板 金屬板23觸接者。位、疋在半導體裝置10Α背面的上述 件“觸接的構造。固定板25直接與第2支持構 與第…構件24係::5與金屬板23、金屬板23 導性優異耗緣性觸錫等銲#,或選擇摻有填料之熱第2例:係採用 U疋者為第2支持構件24,在复銹鋼等輕量金屬板或陶变基板 板25固定於金屬板23者,方形成固定板25,以將該固定 係以1如二。:為第2支持構件24使用時,固定板25 ^ 〃且 靶於A1上作Cu電鍍,以形成約至ι〇μιη 的薄膜,且因係電鍍臈 开/成约 a 益接第2支持構件24上,該 固疋板25與第2支持構件24間的熱阻極小。 另方 ’ C u 固 板 2 5 a 1 «: * ^ ” A1基板,亦可介由接著劑予以 固定。此時,該熱阻將變大。 又於採用陶瓷基板為第2支持構件24時,該固定板 25係固定於導電銲油的印刷燒成形成之電極上。 又上述第2支持構件24與第1支持構件η係以第 3接著劑57予以固定者。 例如,設: 第 1ΡΙ 片 51 為 25μπι 第 2ΡΙ 片 55 為 25μιη 第1至3接著劑52、54、57燒成後為25μπι (採用丙烯酸系接著劑為材料) 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 22 312148 ----------裝----S---訂---.1 (請先閱讀背面之注意事項再填寫本頁) _# 經濟部智慧財產局員工消費合作社印剩衣 497371 A7 __B7 五、發明說明(23 ) 銲鍚27為50_即, 第1支持構件Π的總厚度為12 。 度,傕筮〗*姓摄处 口此,可由該月 度使第!支持構件„背面與金屬板 質面位置。 吗馮同一的實 又,第3接著劑57為25μπι (採用丙烯酸系接著劑為材料) 如上述,分別調整各膜厚度予以決定即可 持構件11固定丰導^' 支 支持構件24。 固定形成@定板25的第2 又,準備在第i支持構们!貼合第2 模組一),於該模組形成的開口部56配置= l〇A後,予以銲錫溶融,即得以一次完成鲜 發生連接的不良。 且不 因而得以使半導體元件產生的熱量,介由酸敎用電極 :【、金屬板23、放出在第2支持構件24。且因較習用構造 5B圖)能大幅減低其熱阻抗,故可提升半導體元件μ 的驅動電流及驅動頻率。亦可如第14圖所示將該第2 支持構件24背面固定於致動器1〇7、匿體1〇1的底面或臂 部1〇5。因此,亦可經由該£體101,將半導體元件“的 熱量散於外部。因而,若將半導體模組組裝於硬碟⑽, 半導體元件本身的溫度不致於成為高溫,為此,得以提升 作為硬碟1〇〇的讀·寫速度。又’本FCA亦得以組装在硬 碟以外的機器。此時,第2支持構件系觸接於熱阻較小的 構件。 装----,----丨訂-------^--- (請先閱讀背面之注意事項再填寫本頁) 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 23 312148 497371 A7 五、發明說明(24 ) 第6膏施態樣 本實施態樣係說明金屬板23與散熱用電極Η形成 一體的半導體裝置ioc,及其半導體模組5〇A者。7 :、、、 於第9圖中表示散熱用電極15較壓銲銲墊I#背面 出,且將散熱用電極15與金屬板23為一體之構造。 首先,將該製造方法以第10、u圖予以說明其於第 4至7圖為相同,因此,省略該部分說明。 第10圖係表示於導電箔40上覆蓋絕緣成樹脂13的狀 態。係於對應在散熱用電極15部分覆蓋光阻PR者。介 該光阻PR,進行蝕刻作業,即可如第n圖所示使 用電極15成為由壓銲銲墊14背面突出的構造。 … 刀、°』選擇 性地形成Ag、Au等的導電薄膜為遮罩。將該薄膜作 化防止臈使用。 、 _氣 在如第1圖所示的貼合金屬板23的構造中,因該金 板23的厚度約為125μηι,故其作業性相當不佳。唯=蝕 形成該凸出之散熱用電極15Α時,即無需貼合上述金屬= 23 ° 經濟部智慧財產局員工消費合作社印製 {請先閱讀背面之注音?事項再填寫本頁} 然後,如第12圖所示,於壓銲銲墊14、配線%、 部連接電極31完全分離後,覆蓋絕緣薄膜%,露出配置 銲錫27的部分。於固定銲錫”後,切斷圖中以箭 之部分即可。 不 分離後的半導體裝置係如第9圖所示,可組裝於第1 支持構件11。然後’如上述,固定第2支持構件24。此時 因有散_極以突出’固定板25得以容易介由銲錫 ‘紙張尺度適用ϋ國家標準(CNS)A4規格(210 X 297公£ 24 312148 經濟部智慧財產局員工消費合作社印製 25 497371 A7 _ B7 五、發明說明(25) 接合。 第7實施態樣 本實施態樣係說明半導體裝置者。第13A圖為本發明 的半導體裝置平面圖。第13B圖係對應於第13A圖中A-A線的剖面圖。 本發明係將第1晶粒墊(die pad)70A,及第2晶粒墊 70B配置於實質的同一平面,且於周圍設置壓銲銲墊14。 可將該壓銲銲墊14的背面直接作為外部連接電極,亦可如 第3圖所示’得採用再配置用的配線。而於第1晶粒墊7〇 a 與及第2晶粒墊70B間設有至少一個橋接(bridge)71。 又於第1晶粒墊70 A上固定第1半導體晶片 (chip)16A,而於第2晶粒塾70B固定第2半導體晶片16B, 且介由金屬細線20A予以連接。 金屬細線有··連接壓銲銲墊14的第1金屬細線2〇a 及連接於橋接71的第2金屬細線20B。又於半導體晶片表 面,設置複數個壓銲銲墊19,依該壓銲銲墊的輸出·入信 號’至少選擇1部分壓鍀銲塾,以決定對應之壓銲銲塾14 的位置及數值。亦可介由第1金屬細線2〇a將被選擇半導 體晶片上之壓銲銲墊19與壓銲銲墊14予以連接。 另一方面,第1半導體晶片16A與第2半導體晶片16B 的連接係將第1半導體晶片16A之壓鲜銲墊與橋接71 — 端連於第2金屬細線20B,介由第2金屬細線20B將橋接 71之另一端與第2半導體晶片i6B的壓銲銲墊相接。
因本構造接有橋接71,其連接於第1半導體晶片16A 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公爱) 312148 -----------裝----*---訂---^ (請先閱讀背面之注意事項再填寫本頁) #_ 497371 A7 經濟部智慧財產局員工消費合作社印製 B7五、發明說明(26 ) 及第2半導體晶片16B側的金屬細線即全部採用球形鋒接 (ball bonding)方式的連接。 又,如上述製造方法的說明,先將導電箱予以半蝕刻, 在完全分離前,係以絕緣性樹脂13的壓製支持,因而沒有 橋接71的脫落。 & 如本實施例,本發明得以將複數個晶片作成—封裝 體。 上述實施例,係為考慮每一讀.寫放大用1〇之散熱, 說明其構造者。唯以各種機器為對象時,為提升其特 雖得以考慮複數半導體元件的散熱而予以分別作成組件, 亦可如第13圖所示,將複數個半導體元件組成為丨個組 件。 、 金屬板的連接可採用:如第〗圖所示之連接於上 片墊70,及如第9圖的突出晶片塾7〇本身構造。然後, 予以組裝軟性薄片,或組裝於固定有第2支持構件 薄片。 [發明的效果] 由上面的說明可知,於本發明係提供一種於组件背面 外露的散熱用電極上固定金屬板,且使金屬板突出於外部 連接電極或壓銲銲墊的背面的半導體裝置,以使fca的組裝容易者。 " 尤係於FCA設開口部,使該FCA背面與上述半導體 裝置之散熱用電極成為一種相對的面位置,可使與第2支 持構件之觸接容易。 &氏張τ關家標準(CNS)A4規格_⑽χ撕公髮) -~ ---- 26 312148 (請先閱讀背面之注咅?事項再填寫本頁) 裝
An ϋ am— ϋ ι 口、· n n 1 n 11 ϋ I #- A7
497371 五、發明說明(27) 又因第2支持構件係使用八卜 ”J於其上形成由Cu戶乃 成的固疋板,且在該固定板固定埒 散"、、用電極或金屬板,潑 以將發生在半導體元件的熱量,介 田弟2支持構件散於夕| 部。 因而,得以防止半導體元件的溫度上升,故能導出边 於原有的性能能力。尤係於硬碟中組裝fca時,得以有效 地散放於外部,因此,可提升硬碟的讀寫速度。
[圖示簡單說明] X 第1圖(a)本發明半導體模組的平面圖。 第1圖(1>)本發明半導體模組的剖面圖。 第2圖⑷本發明半導體裝置的平面圖。 第2圖(b)本發明半導體裝置的剖面圖。 第3圖(a)本發明半導體裝置另一形態的平面圖。 第3圖(b)本發明半導體裝置另一形態的剖面圖。 第4圖本發明半導體裝置的製造方法說明圖(丨)。 第5圖本發明半導體裝置的製造方法說明圖(2)。 第6圖本發明半導體裝置的製造方法說明圖(3)。 第7圖本發明半導體裝置的製造方法說明圖(4)。 第8圖本發明半導體裝置的製造方法說明圖(5)。 第9圖本發明半導體模組的說明圖。 第10圖本發明半導體裝置的製造方法說明圖(1)。 第11圖本發明半導體裝置的製造方法說明圖(2)。 第12圖本發明半導體裝置的製造方法說明圖(3)。 第13圖(a)及(b)本發明半導體裝置的說明圖。 ^--------^--------- (請先閱讀背面之注意事項再填寫本頁) 經濟部智慧財產局員工消費合作社印製 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 27 312148 —_B7 五、發明說明(28 第14圖硬碟的說明圖。 第15圖(a)採用於第14圖之習 圖。 国(¾用+ V體模組的平面 圖 第15圖(b则於第14圖之f用半導體模組的剖面 經 濟 部 智 慧 財 產 局 員 X 消 費 合 作 社 印 製
[元件符號說明] 10A至10D半導體裝置 u 12 第1開口部 13 壓銲銲墊 15 半導體元件 16A 第2半導體晶片 η 分割溝 19 金屬細線 20A 第2金屬細線 21 分割溝 23 第2支持構件 25 絕緣薄膜 26 配線 31 導電型樣 40 導電膜(或光阻) 42 半導體模組(FCA) 51 第1接著層 53 第2接著層 55 第3接著劑 70A 14 16 16B 18 20 21B 22 24 26 30 32 41 50 52 54 57 第1支持構件 絕緣性樹脂 散熱用電極 第1半導體晶 絕緣性接合物 壓銲電極 第1金屬細線 外部連接電極 金屬板 固定板 虛線 外部連接電極 導電箔 鲜锡 第1PI片 導電型樣 第2PI片 第1晶粒塾 片 (請先閱讀背面之注意事項再填寫本頁) 裝----Γ 訂——"----Γ.
本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公爱 28 312148 497371 A7 B7 五、發明說明(29 ) 經濟部智慧財產局員工消費合作社印製 70B 第2晶粒墊 71 橋接 100 硬碟 101 匣體 102 記錄磁碟 103 轉軸馬達 104 磁頭 105 臂部 106 懸掛具 107 致動器 108 讀·寫放大用之 1C 109 軟性薄片 110 半導體模組 111 連接器 112 主基板 121 第1配線 122 導線 123 第2配線 124 第2軟性片 126 第3配線 127 第2連接部 128 支持構件 130 第1聚亞醯胺片 131 第1接著層 132 導電圖案 133 第2接著層 134 第2聚亞醯胺片 135 開口部 136 絕緣性樹脂 -----------^裝---- (請先閱讀背面之注意事項再填寫本頁) 訂---▲---— 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 29 312148

Claims (1)

  1. 497371 ?,年修i H3 第90102806號專利申請案 申請專利範圍修正本 1· 一種半導體裝置 (91年5月14日 體,且件㈣緣⑴旨封裝為一 =且在#面露出上述半導體元件之壓# 銲墊,及露出於卜诚主道触— 一逆接之 用電極之半導體裝置, 妁散齋 在上述散熱用電極之露出部,配設較上述銲墊之背 面為突出的金屬板者。 身 2. 如申請專利範圍帛!項《半導體裝 3面與上述散熱電極背面,配置於同一實質平面者# 3. 如申請專利範圍第工或2項之半導體裝置,上 =與上錢熱電極,係以、絕料㈣導電材料予以固 4·==範圍第3項之半導體裝置,上述散熱電極與 述金屬板’係以絕緣材料或導電材料予以固定者。 5·如申請專利範圍第 經濟部中央標準局員工福利委員會印製 項之丰導體裝置,上述散熱電極與 κ、屬板,係以同一材料形成為一體者。 :申:專利乾圍第i或2項之半導體裝置,係使上述絕 緣性樹脂背面突出於上述銲墊背面者。 7. 如申請專利範㈣6項之半導體裝置,係以上述鲜塾側 面與由上述薛墊側面延伸之上述絕緣性樹脂背面,係描 繪同一曲線者。 8. —種半導體模組,係具有·· 312148 H3 將設有導電圖案的第!支持構件; 與上述導電圖案予以連接 樹脂封裝為一體,且+¥祖兀件,以絕緣性丨 壓銲電極連接的銲墊,& 〜《丰導體7〇件之 於上述半導體元件背面, 極, 出以熱結合的散熱用電 之半導體裝置的半導體模組申, 該設於上述第!支持構件 銲墊連接,掛廡於電圖案,係與上述 設有開口 ㈣心極之上述第1支持構件 :開口部,而於上述開口部設置有 固定之金屬板者。 耿…用電極 9. 如申請專利範圍第8項之丰導妒 持構件背面Μ 係於上述第1支 1〇 ,. 奢固定上述金屬板之第2支持構件者。 10. 如申請專利範圍第8或 者 電極盘F'fb Μ千导體杈組,該上述散熱 :4金屬板,係以同一材料形成為一體者。 經濟部中央標準局員工福利委員會印製 專利範圍第9項之半導體模組,係於對應上述金 、上速第2支持構件,設置由導電材料構成之固定 且將上述固疋板與上述金屬板予以埶址人者 α如申請專利範圍第η項之半導體模組,γ述口金屬板係 形為成ΓΓ、而上述第2支持構件係以A1為材料,且 …/、上述第2支持構件之Cu為材料的鍍膜作成 上述固定板者。 13·如申請專利範圍第8或9項之半導體模組,係使上述絕 緣性樹脂背面突出於上述於銲墊背面之半導體模組 497371 者。 ί4·如申請專利範圍第8 , 面盥由上μ # & 、之+_體模組,係以上述銲墊側 繪同一曲線者。 申之上速絕緣性樹脂背面’係描 15.如申請專利範圍苐 I 半導體元件為硬碟的讀.1之放:導體模組,其中’上述 16·—種半導體裝置,係於料 -體封裝,且於背丰:體凡件以絕緣性樹脂予以 極連接的銲墊,及介由^上述半導體元件之麼鋅電 外部連接電極,以及,盘上體的配線延伸的 合的散熱用電極的半導體/置導體元件背面予以熱結 述散熱用電極露出部,設置較上述外部連接 电極的背面突出的金屬板者。 16JSy導體裝置’係、將上述外部 連接電極背面與上述散熱電極背面,配置於同一實質平 面者。 ' 18.如申請專利範圍第16或17項之半導體裝置,其中, 經濟部中央標準局員工福利委員會 上述半導體元件與上述散埶雷炻, 導電材料予㈣定者。f m緣材料或 19·如申請專利範圍第18項之半導體裝置,其中, 上述散熱電極與上述金屬板,係以絕緣 材料予以固定者。 我导电 20.如申請專利範圍第18項之半導體裝置,其中 本紙張尺度適用—中國國家標準(CNS) A4規格(210 X 297公幻 上述散熱電極與上述金屬板係以同一材料带成為 ---------- I Tl2US 497371 一體者。 21·如申請專利範圍第16或〗7項之半導體裝置,係 使上述絕緣性樹脂背面突出於上述外部連接電極 背面者。 22.如申請專利範圍第21項之半導體裝置,係以 上述外部連接電極側面與由上述外部連接電極側 面延伸之上述絕緣性樹腊背面,係描緣同一曲線者。 2 3 ♦—種半導體模組,係具有·· 設導電圖案的第!支持構件,與 上述導電型樣予以連接的半導體元件, 以絕緣性樹脂封裝為一體,且於背面,露出與上述 半導體兀件之壓銲電極連接的銲墊及 於上述半導體元件背面,以熱結合的散熱用電極之 半導體裝置的半導體模組,係 經濟部中央標準局員工福利委員會印製 將叹於上述第1支持構件上之導電圖案,與 上述外部連接電極連接,且於對應上述散熱用電極 的上述第1支持構件上設開口部’而於上述開口部設置 固定於上述散熱用電極的金屬板者。 24.如申請專利範圍帛23 $之半導體模組,係於 上述第1支持構件背面,貼著固定上述金 2支持構件者。 # 2 5 ·如申清專利範圍莖。2斗、 、 親圍第23或24項之半導體模組,其中,上 述散熱電極與I @ t # 迷金屬板係以同一材料形成為一體 者0 本紙張尺舰时目时 312148 H3 H3 經濟部中央標準局員工福利委員會印製 26.如申請專利範圍第24項之 應上述金屬板的上述苐2支:組,其中,係於對 成之固定板,而將於上述固 ’設置由導電材料構 合者。 上4口疋板與上述金屬板予以熱結 2= 脅專利範圍第26項之半導體模組,其申,上述金 ,:、:CU為材料,而上述第2支持構件係以A!為材 ==係將形❹上述第2支持構件之Cu為材料的鐘 膜作成上述固定板者。 28·如申Μ專利範圍第23《24項之半導體模組,係使上述 '、、邑緣性接合物背面突出於上述於外部連接電極背面 者。 ' 29·如申请專利範圍第28項之半導體模組,其中,係以上 述外部連接電極側面與由上述外部連接電極側面延伸 之上述絕緣性接合物背面,係描繪同一曲線者。 〇·如申巧專利範圍第23或24項之半導體組模,其中,上 述半導體元件為硬碟的讀·寫放大用1C者。 本紙張尺錢財®國 規格⑽χ 297··^ 312148
TW90102806A 2000-10-05 2001-02-08 Semiconductor device and semiconductor module TW497371B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000306667 2000-10-05

Publications (1)

Publication Number Publication Date
TW497371B true TW497371B (en) 2002-08-01

Family

ID=18787316

Family Applications (1)

Application Number Title Priority Date Filing Date
TW90102806A TW497371B (en) 2000-10-05 2001-02-08 Semiconductor device and semiconductor module

Country Status (5)

Country Link
US (2) US6501162B2 (zh)
EP (1) EP1195813A3 (zh)
KR (1) KR20020027148A (zh)
CN (1) CN1203543C (zh)
TW (1) TW497371B (zh)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6909178B2 (en) * 2000-09-06 2005-06-21 Sanyo Electric Co., Ltd. Semiconductor device and method of manufacturing the same
JP3609737B2 (ja) * 2001-03-22 2005-01-12 三洋電機株式会社 回路装置の製造方法
JP2004071899A (ja) * 2002-08-07 2004-03-04 Sanyo Electric Co Ltd 回路装置およびその製造方法
JP4073308B2 (ja) * 2002-12-20 2008-04-09 三洋電機株式会社 回路装置の製造方法
US20040262781A1 (en) * 2003-06-27 2004-12-30 Semiconductor Components Industries, Llc Method for forming an encapsulated device and structure
WO2005078789A1 (en) * 2004-01-13 2005-08-25 Infineon Technologies Ag Chip-sized filp-chip semiconductor package and method for making the same
JPWO2005114730A1 (ja) * 2004-05-20 2008-03-27 スパンション エルエルシー 半導体装置の製造方法および半導体装置
JP4847005B2 (ja) * 2004-11-30 2011-12-28 株式会社日立メディアエレクトロニクス 光ピックアップ
US20080088977A1 (en) 2006-10-11 2008-04-17 Nitto Denko Corporation Heat transfer for a hard-drive pre-amp
US20080088978A1 (en) * 2006-10-11 2008-04-17 Nitto Denko Corporation Heat transfer for a hard-drive wire-bond pre-amp
US7777310B2 (en) * 2007-02-02 2010-08-17 Stats Chippac Ltd. Integrated circuit package system with integral inner lead and paddle
US8120152B2 (en) 2008-03-14 2012-02-21 Advanced Semiconductor Engineering, Inc. Advanced quad flat no lead chip package having marking and corner lead features and manufacturing methods thereof
US20100044850A1 (en) 2008-08-21 2010-02-25 Advanced Semiconductor Engineering, Inc. Advanced quad flat non-leaded package structure and manufacturing method thereof
US8124447B2 (en) 2009-04-10 2012-02-28 Advanced Semiconductor Engineering, Inc. Manufacturing method of advanced quad flat non-leaded package
DE202010017532U1 (de) * 2010-03-16 2012-01-19 Eppsteinfoils Gmbh & Co.Kg Foliensystem für LED-Anwendungen
US8422172B1 (en) * 2010-10-01 2013-04-16 Western Digital Technologies, Inc. Actuator trace through a die
US9570381B2 (en) 2015-04-02 2017-02-14 Advanced Semiconductor Engineering, Inc. Semiconductor packages and related manufacturing methods
KR102050130B1 (ko) 2016-11-30 2019-11-29 매그나칩 반도체 유한회사 반도체 패키지 및 그 제조 방법
JP7134137B2 (ja) * 2019-05-31 2022-09-09 三菱電機株式会社 半導体装置
CN113745202A (zh) * 2021-06-04 2021-12-03 荣耀终端有限公司 封装模组及其制作方法、电子设备

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06163763A (ja) * 1992-11-27 1994-06-10 Ibiden Co Ltd 電子部品搭載装置及びこれに用いる放熱スラグ
US5642261A (en) * 1993-12-20 1997-06-24 Sgs-Thomson Microelectronics, Inc. Ball-grid-array integrated circuit package with solder-connected thermal conductor
US5656550A (en) * 1994-08-24 1997-08-12 Fujitsu Limited Method of producing a semicondutor device having a lead portion with outer connecting terminal
JP2970491B2 (ja) * 1995-09-20 1999-11-02 ソニー株式会社 半導体パッケージ及びその製造方法
US6001671A (en) 1996-04-18 1999-12-14 Tessera, Inc. Methods for manufacturing a semiconductor package having a sacrificial layer
US5847458A (en) * 1996-05-21 1998-12-08 Shinko Electric Industries Co., Ltd. Semiconductor package and device having heads coupled with insulating material
US6074898A (en) * 1996-09-18 2000-06-13 Sony Corporation Lead frame and integrated circuit package
JP3003617B2 (ja) * 1997-03-14 2000-01-31 日本電気株式会社 樹脂封止型半導体パッケージ
KR19980084769A (ko) * 1997-05-26 1998-12-05 윤종용 고방열 패키지 및 그 제조방법
JPH1154532A (ja) * 1997-07-31 1999-02-26 Toshiba Corp 半導体素子用パッケージ
JP3837215B2 (ja) * 1997-10-09 2006-10-25 三菱電機株式会社 個別半導体装置およびその製造方法
JP3519285B2 (ja) * 1998-09-28 2004-04-12 松下電器産業株式会社 半導体装置
TW428295B (en) * 1999-02-24 2001-04-01 Matsushita Electronics Corp Resin-sealing semiconductor device, the manufacturing method and the lead frame thereof
JP2001043647A (ja) * 1999-07-15 2001-02-16 Internatl Business Mach Corp <Ibm> ハードディスク装置、スライダ保持構造、ヘッド・ジンバル・アッセンブリ及びその製造方法

Also Published As

Publication number Publication date
US6635956B2 (en) 2003-10-21
CN1203543C (zh) 2005-05-25
US20030011058A1 (en) 2003-01-16
EP1195813A2 (en) 2002-04-10
KR20020027148A (ko) 2002-04-13
CN1348328A (zh) 2002-05-08
EP1195813A3 (en) 2005-01-05
US20020041012A1 (en) 2002-04-11
US6501162B2 (en) 2002-12-31

Similar Documents

Publication Publication Date Title
TW497371B (en) Semiconductor device and semiconductor module
TW501382B (en) Semiconductor device and process therefor
TW494511B (en) Semiconductor device and method of fabricating the same, circuit board, and electronic equipment
TW507478B (en) Semiconductor module and method of manufacturing the same
JP3650001B2 (ja) 半導体装置およびその製造方法
TW535463B (en) Semiconductor device and semiconductor module
TW510034B (en) Ball grid array semiconductor package
TW535462B (en) Electric circuit device and method for making the same
CA1252912A (en) Semiconductor package with high density i/o lead connection
TW526682B (en) Semiconductor device and semiconductor module
TW532049B (en) Semiconductor device and semiconductor module
TWI228947B (en) Heat dissipation substrate, semiconductor module and hard disk mounted with the semiconductor module
JP3759572B2 (ja) 半導体装置
JP2002176135A (ja) 積層型の半導体装置とその製造方法
JP2001177005A (ja) 半導体装置及びその製造方法
JP3706558B2 (ja) 半導体装置および半導体モジュール
JP4439459B2 (ja) 半導体装置
JP2002043507A (ja) 半導体装置およびその製造方法
JPH02222598A (ja) 半導体装置モジュール
JP2003273311A (ja) 半導体装置及びその製造方法、回路基板並びに電子機器
JP4393503B2 (ja) 半導体装置
JP3490780B2 (ja) 混成集積回路装置
JP2002184897A (ja) 半導体装置および半導体モジュール
JP2005109519A (ja) 半導体装置、板状体および半導体装置の製造方法
JP2004363187A (ja) 半導体パッケージ

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MM4A Annulment or lapse of patent due to non-payment of fees