TW351787B - Memory subsystem capable of high speed data transfer - Google Patents
Memory subsystem capable of high speed data transferInfo
- Publication number
- TW351787B TW351787B TW086116931A TW86116931A TW351787B TW 351787 B TW351787 B TW 351787B TW 086116931 A TW086116931 A TW 086116931A TW 86116931 A TW86116931 A TW 86116931A TW 351787 B TW351787 B TW 351787B
- Authority
- TW
- Taiwan
- Prior art keywords
- data
- clock
- memory
- circuit
- signal circuit
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
- G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Dram (AREA)
- Information Transfer Systems (AREA)
- Memory System (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17996997A JP3929116B2 (ja) | 1997-07-04 | 1997-07-04 | メモリサブシステム |
Publications (1)
Publication Number | Publication Date |
---|---|
TW351787B true TW351787B (en) | 1999-02-01 |
Family
ID=16075154
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW086116931A TW351787B (en) | 1997-07-04 | 1997-11-13 | Memory subsystem capable of high speed data transfer |
Country Status (4)
Country | Link |
---|---|
US (1) | US6397312B1 (zh) |
JP (1) | JP3929116B2 (zh) |
KR (1) | KR100271724B1 (zh) |
TW (1) | TW351787B (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107977328A (zh) * | 2017-12-20 | 2018-05-01 | 天津瑞发科半导体技术有限公司 | 一种onfi接口双时钟沿采样装置 |
Families Citing this family (43)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6314527B1 (en) * | 1998-03-05 | 2001-11-06 | Micron Technology, Inc. | Recovery of useful areas of partially defective synchronous memory components |
US6621496B1 (en) * | 1999-02-26 | 2003-09-16 | Micron Technology, Inc. | Dual mode DDR SDRAM/SGRAM |
KR100447051B1 (ko) * | 1999-05-31 | 2004-09-04 | 미쓰비시덴키 가부시키가이샤 | 데이터 전송방식 |
DE19926075A1 (de) * | 1999-06-08 | 2000-12-14 | Endress Hauser Gmbh Co | Verfahren zur zeitlichen Koordination der Versendung von Daten auf einem Bus |
JP4353324B2 (ja) * | 1999-08-31 | 2009-10-28 | エルピーダメモリ株式会社 | 半導体装置 |
JP4707204B2 (ja) * | 1999-10-08 | 2011-06-22 | 富士通セミコンダクター株式会社 | 半導体記憶装置 |
US6621760B1 (en) * | 2000-01-13 | 2003-09-16 | Intel Corporation | Method, apparatus, and system for high speed data transfer using source synchronous data strobe |
JP4778132B2 (ja) * | 2000-05-19 | 2011-09-21 | 富士通セミコンダクター株式会社 | メモリコントローラ及びシステム |
US6611905B1 (en) * | 2000-06-29 | 2003-08-26 | International Business Machines Corporation | Memory interface with programable clock to output time based on wide range of receiver loads |
US7017070B1 (en) * | 2000-10-13 | 2006-03-21 | Ati International Srl | Apparatus for synchronization of double data rate signaling |
US6553472B2 (en) * | 2001-01-12 | 2003-04-22 | Sun Microsystems, Inc. | Method for programming clock delays, command delays, read command parameter delays, and write command parameter delays of a memory controller in a high performance microprocessor |
US7313715B2 (en) * | 2001-02-09 | 2007-12-25 | Samsung Electronics Co., Ltd. | Memory system having stub bus configuration |
KR100382736B1 (ko) * | 2001-03-09 | 2003-05-09 | 삼성전자주식회사 | 독출동작과 기입동작시 서로 다른 데이터율을 갖는 반도체메모리장치 및 이를 채용하는 시스템 |
US20030120989A1 (en) * | 2001-12-26 | 2003-06-26 | Zumkehr John F. | Method and circuit to implement double data rate testing |
US6597202B1 (en) * | 2001-12-28 | 2003-07-22 | Intel Corporation | Systems with skew control between clock and data signals |
US6819599B2 (en) * | 2002-08-01 | 2004-11-16 | Micron Technology, Inc. | Programmable DQS preamble |
DE10344959A1 (de) * | 2003-09-27 | 2005-04-28 | Infineon Technologies Ag | Synchrone RAM-Speicherschaltung |
US20050071707A1 (en) * | 2003-09-30 | 2005-03-31 | Hampel Craig E. | Integrated circuit with bi-modal data strobe |
DE10354034B4 (de) * | 2003-11-19 | 2005-12-08 | Infineon Technologies Ag | Verfahren zum Betreiben einer Halbleiterspeichervorrichtung und Halbleiterspeichervorrichtung |
US7126874B2 (en) * | 2004-08-31 | 2006-10-24 | Micron Technology, Inc. | Memory system and method for strobing data, command and address signals |
KR100640594B1 (ko) * | 2004-10-27 | 2006-11-01 | 삼성전자주식회사 | 데이터 스트로브 신호를 모니터링하여 적응적으로 데이터입출력 신호를 래치하는 인터페이스 회로 및 이를구비하는 메모리 시스템 |
KR100562645B1 (ko) * | 2004-10-29 | 2006-03-20 | 주식회사 하이닉스반도체 | 반도체 기억 소자 |
JP4785465B2 (ja) * | 2005-08-24 | 2011-10-05 | ルネサスエレクトロニクス株式会社 | インタフェース回路及び半導体装置 |
US7269093B2 (en) * | 2005-10-31 | 2007-09-11 | Infineon Technologies Ag | Generating a sampling clock signal in a communication block of a memory device |
US7907472B2 (en) | 2006-08-24 | 2011-03-15 | Panasonic Corporation | Semiconductor integrated circuit for fetching read data from a DDR-SDRAM operating in synchronization with a clock |
US7666160B2 (en) * | 2006-12-29 | 2010-02-23 | Kimberly-Clark Worldwide, Inc. | Delivery device |
JP4325685B2 (ja) * | 2007-02-21 | 2009-09-02 | セイコーエプソン株式会社 | メモリを制御するメモリコントローラ、メモリモジュール、メモリの制御方法、および、コンピュータ。 |
US7586355B2 (en) * | 2007-07-11 | 2009-09-08 | United Memories, Inc. | Low skew clock distribution tree |
CN101373639B (zh) * | 2007-08-22 | 2011-02-09 | 智原科技股份有限公司 | 存储器时序测量电路与其测试方法 |
JP5537568B2 (ja) | 2009-12-25 | 2014-07-02 | 富士通株式会社 | 信号受信回路、メモリコントローラ、プロセッサ、コンピュータ及び位相制御方法 |
CN102667731A (zh) | 2009-12-25 | 2012-09-12 | 富士通株式会社 | 信号复原电路、等待时间调整电路、存储器控制器、处理器、计算机、信号复原方法以及等待时间调整方法 |
JP5320345B2 (ja) * | 2010-06-09 | 2013-10-23 | 株式会社村田製作所 | 配線基板 |
US8683253B2 (en) * | 2011-06-21 | 2014-03-25 | Via Technologies, Inc. | Optimized synchronous strobe transmission mechanism |
US8751852B2 (en) | 2011-06-21 | 2014-06-10 | Via Technologies, Inc. | Programmable mechanism for delayed synchronous data reception |
US8751850B2 (en) | 2011-06-21 | 2014-06-10 | Via Technologies, Inc. | Optimized synchronous data reception mechanism |
US8839018B2 (en) | 2011-06-21 | 2014-09-16 | Via Technologies, Inc. | Programmable mechanism for optimizing a synchronous data bus |
US8751851B2 (en) | 2011-06-21 | 2014-06-10 | Via Technologies, Inc. | Programmable mechanism for synchronous strobe advance |
US8782459B2 (en) | 2011-06-21 | 2014-07-15 | Via Technologies, Inc. | Apparatus and method for advanced synchronous strobe transmission |
US8782460B2 (en) | 2011-06-21 | 2014-07-15 | Via Technologies, Inc. | Apparatus and method for delayed synchronous data reception |
CN102946293B (zh) * | 2012-09-26 | 2015-09-23 | 中国航天科技集团公司第九研究院第七七一研究所 | 一种基于ds编码的并行接收方法及其装置 |
US9111607B2 (en) * | 2013-05-31 | 2015-08-18 | Freescale Semiconductor, Inc. | Multiple data rate memory with read timing information |
JP6188246B2 (ja) * | 2015-07-10 | 2017-08-30 | 株式会社メガチップス | メモリシステム |
JP6207551B2 (ja) * | 2015-07-10 | 2017-10-04 | 株式会社メガチップス | メモリシステム |
Family Cites Families (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR960003526B1 (ko) * | 1992-10-02 | 1996-03-14 | 삼성전자주식회사 | 반도체 메모리장치 |
FR2460526A1 (fr) * | 1979-06-29 | 1981-01-23 | Ibm France | Procede de mesure du temps d'acces d'adresse de memoires mettant en oeuvre la technique de recirculation des donnees, et testeur en resultant |
DE3501569C2 (de) * | 1984-01-20 | 1996-07-18 | Canon Kk | Datenverarbeitungseinrichtung |
US5278974A (en) * | 1989-12-04 | 1994-01-11 | Digital Equipment Corporation | Method and apparatus for the dynamic adjustment of data transfer timing to equalize the bandwidths of two buses in a computer system having different bandwidths |
US5239639A (en) * | 1990-11-09 | 1993-08-24 | Intel Corporation | Efficient memory controller with an independent clock |
US5572722A (en) * | 1992-05-28 | 1996-11-05 | Texas Instruments Incorporated | Time skewing arrangement for operating random access memory in synchronism with a data processor |
US5615355A (en) * | 1992-10-22 | 1997-03-25 | Ampex Corporation | Method and apparatus for buffering a user application from the timing requirements of a DRAM |
US5479647A (en) * | 1993-11-12 | 1995-12-26 | Intel Corporation | Clock generation and distribution system for a memory controller with a CPU interface for synchronizing the CPU interface with a microprocessor external to the memory controller |
US5815016A (en) * | 1994-09-02 | 1998-09-29 | Xilinx, Inc. | Phase-locked delay loop for clock correction |
US5796673A (en) * | 1994-10-06 | 1998-08-18 | Mosaid Technologies Incorporated | Delay locked loop implementation in a synchronous dynamic random access memory |
US5623638A (en) * | 1994-11-22 | 1997-04-22 | Advanced Micro Devices, Inc. | Memory control unit with programmable edge generator to minimize delay periods for critical DRAM timing parameters |
US5577236A (en) * | 1994-12-30 | 1996-11-19 | International Business Machines Corporation | Memory controller for reading data from synchronous RAM |
US5692165A (en) * | 1995-09-12 | 1997-11-25 | Micron Electronics Inc. | Memory controller with low skew control signal |
JP3455040B2 (ja) * | 1996-12-16 | 2003-10-06 | 株式会社日立製作所 | ソースクロック同期式メモリシステムおよびメモリユニット |
US5923611A (en) * | 1996-12-20 | 1999-07-13 | Micron Technology, Inc. | Memory having a plurality of external clock signal inputs |
JP3979690B2 (ja) | 1996-12-27 | 2007-09-19 | 富士通株式会社 | 半導体記憶装置システム及び半導体記憶装置 |
JPH10241362A (ja) * | 1997-02-25 | 1998-09-11 | Mitsubishi Electric Corp | 同期型半導体記憶装置及び論理半導体装置 |
US5987576A (en) * | 1997-02-27 | 1999-11-16 | Hewlett-Packard Company | Method and apparatus for generating and distributing clock signals with minimal skew |
US6044474A (en) * | 1997-04-08 | 2000-03-28 | Klein; Dean A. | Memory controller with buffered CAS/RAS external synchronization capability for reducing the effects of clock-to-signal skew |
JPH10308093A (ja) * | 1997-05-07 | 1998-11-17 | Mitsubishi Electric Corp | 入力信号位相補償回路 |
US5946712A (en) * | 1997-06-04 | 1999-08-31 | Oak Technology, Inc. | Apparatus and method for reading data from synchronous memory |
JPH1174783A (ja) * | 1997-06-18 | 1999-03-16 | Mitsubishi Electric Corp | 内部クロック信号発生回路、および同期型半導体記憶装置 |
JP3922765B2 (ja) * | 1997-07-22 | 2007-05-30 | 富士通株式会社 | 半導体装置システム及び半導体装置 |
JP3211739B2 (ja) * | 1997-08-25 | 2001-09-25 | 日本電気株式会社 | 半導体記憶装置 |
US6185664B1 (en) * | 1997-11-17 | 2001-02-06 | Micron Technology, Inc. | Method for providing additional latency for synchronously accessed memory |
US6003118A (en) * | 1997-12-16 | 1999-12-14 | Acer Laboratories Inc. | Method and apparatus for synchronizing clock distribution of a data processing system |
US6072743A (en) * | 1998-01-13 | 2000-06-06 | Mitsubishi Denki Kabushiki Kaisha | High speed operable semiconductor memory device with memory blocks arranged about the center |
US6105144A (en) * | 1998-03-02 | 2000-08-15 | International Business Machines Corporation | System and method for alleviating skew in a bus |
US5923613A (en) * | 1998-03-18 | 1999-07-13 | Etron Technology, Inc. | Latched type clock synchronizer with additional 180°-phase shift clock |
US6016282A (en) * | 1998-05-28 | 2000-01-18 | Micron Technology, Inc. | Clock vernier adjustment |
US6043694A (en) * | 1998-06-24 | 2000-03-28 | Siemens Aktiengesellschaft | Lock arrangement for a calibrated DLL in DDR SDRAM applications |
-
1997
- 1997-07-04 JP JP17996997A patent/JP3929116B2/ja not_active Expired - Fee Related
- 1997-11-13 US US08/970,086 patent/US6397312B1/en not_active Expired - Lifetime
- 1997-11-13 TW TW086116931A patent/TW351787B/zh not_active IP Right Cessation
- 1997-11-27 KR KR1019970063317A patent/KR100271724B1/ko not_active IP Right Cessation
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107977328A (zh) * | 2017-12-20 | 2018-05-01 | 天津瑞发科半导体技术有限公司 | 一种onfi接口双时钟沿采样装置 |
CN107977328B (zh) * | 2017-12-20 | 2019-12-10 | 天津瑞发科半导体技术有限公司 | 一种onfi接口双时钟沿采样装置 |
Also Published As
Publication number | Publication date |
---|---|
KR100271724B1 (ko) | 2000-11-15 |
JPH1125029A (ja) | 1999-01-29 |
JP3929116B2 (ja) | 2007-06-13 |
KR19990013250A (ko) | 1999-02-25 |
US6397312B1 (en) | 2002-05-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW351787B (en) | Memory subsystem capable of high speed data transfer | |
TW358264B (en) | Semiconductor memory system using a clock-synchronous semiconductor device and a semiconductor memory device for use in the same | |
TW368653B (en) | Synchronized semiconductor memory device for reducing the power consumption during standby | |
HK1005492A1 (en) | Data transfers method for a semiconductor memory and semiconductor memory to perform such a method | |
EP0081961A3 (en) | Synchronous data bus system with automatically variable data rate | |
WO1997042557A3 (en) | Asynchronous request/synchronous data dynamic random access memory | |
EP0378427A3 (en) | High speed data transfer on a computer system bus | |
TW374175B (en) | Data output buffer control circuit of synchronous semiconductor memory device | |
JPS5538603A (en) | Semiconductor memory device | |
EP1163569A4 (en) | METHOD AND CIRCUIT TO RECEIVE DATA CLOCKED AT TWO ENDS | |
TW329488B (en) | Synchronous serial data transmission device | |
WO1998040819B1 (en) | Elastic bus interface data buffer | |
AU6272299A (en) | Regulating a data transfer time | |
CA2283229A1 (en) | Elastic bus interface data buffer | |
TW200511027A (en) | Information processing apparatus, memory, information processing method, and program | |
EP0344736A3 (en) | High-speed synchronous data transfer system | |
EP0382342A3 (en) | Computer system dma transfer | |
JPS5654509A (en) | Sequence controller | |
JPS5429534A (en) | Adding system of optional functions to composite terminal | |
JPS5573988A (en) | Refresh control system of dynamic ram | |
KR970009969B1 (en) | Data output device of semiconductor | |
TW279215B (en) | Computer system with fast moving data function | |
EP0330110A3 (en) | Direct memory access controller | |
JPS57105019A (en) | Data transfer controlling system | |
JPH01287767A (ja) | Ramの制御回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |