TW201640642A - 多晶片堆疊封裝結構及其製造方法 - Google Patents

多晶片堆疊封裝結構及其製造方法 Download PDF

Info

Publication number
TW201640642A
TW201640642A TW105101003A TW105101003A TW201640642A TW 201640642 A TW201640642 A TW 201640642A TW 105101003 A TW105101003 A TW 105101003A TW 105101003 A TW105101003 A TW 105101003A TW 201640642 A TW201640642 A TW 201640642A
Authority
TW
Taiwan
Prior art keywords
wafer
spacer
package structure
pad
pads
Prior art date
Application number
TW105101003A
Other languages
English (en)
Other versions
TWI585940B (zh
Inventor
林殿方
Original Assignee
東琳精密股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 東琳精密股份有限公司 filed Critical 東琳精密股份有限公司
Publication of TW201640642A publication Critical patent/TW201640642A/zh
Application granted granted Critical
Publication of TWI585940B publication Critical patent/TWI585940B/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92—Specific sequence of method steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H01L2224/48147—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked with an intermediate bond, e.g. continuous wire daisy chain
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83191—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06506—Wire or wire-like electrical connections between devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/0651—Wire or wire-like electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06562—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking at least one device in the stack being rotated or offset
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06575—Auxiliary carrier between devices, the carrier having no electrical connection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • H01L2924/3512—Cracking

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Wire Bonding (AREA)

Abstract

本發明係有關於一種多晶片堆疊封裝結構及其製造方法，該多晶片封裝結構包括：一基板，包括複數個電性連接墊；一第一晶片，其一下表面黏貼於該基板上；一第二晶片，係以交叉錯位方式黏貼於該第一晶片之一上表面上；一間隔件，係以與該第二晶片交叉錯位方式設置於第二晶片的一上表面上；以及一第三晶片，係以與該間隔件交叉錯位方式設置於該間隔件的一上表面上，使得該第三晶片之一端與該間隔件之一端形成一第一間距。藉此，改變打線受力點的位置，以降低打線時晶片斷裂之風險。

Description

多晶片堆疊封裝結構及其製造方法
本發明係關於一種半導體晶片封裝結構及其製造方法，尤指一種適用於多晶片堆疊封裝結構及其製造方法。
多晶片封裝結構(Multi-chip package, MCP)係將複數個半導體晶片整合在單一封裝結構中，可提高電子元件的密度，縮短電子元件間的電性連接路徑，此種封裝體不僅可減少多個晶片使用上所佔用的體積，更可提高整體的性能。
已知多晶片封裝結構係將複數個晶片垂直對齊堆疊、交叉錯位堆疊或階梯狀堆疊，接著藉由打線與基板電性連接。多個半導體晶片堆疊封裝技術中，多個相同尺寸晶片之堆疊封裝技術是常見的封裝技術。
在已知技術中，請參閱圖1係習知之堆疊式多晶片封裝結構之剖面示意圖，其第一晶片13之下表面黏貼於基板11上，第二晶片14之下表面則以交叉錯位方式黏貼於第一晶片13之上表面上；第三晶片15之下表面以交叉錯位方式黏貼於第二晶片14上，而第四晶片16之下表面則以交叉錯位方式黏貼於第三晶片15之上表面上。此外，每一晶片之上表面上之銲墊皆有複數導線分別對應電連接於基板10上之複數電性連接墊12。此外，該些晶片相互間皆是藉由一黏晶膠17黏貼。由於該第三晶片15與第二晶片14的堆疊處產生了一空間，因此，在打線時由於晶片支撐力不夠，而產生晶片破裂的問題。因此，為了滿足打線所需受力，需增厚第三晶片15的厚度以避免晶片受損。
另一已知技術中，如中華民國專利公開號第201222737A1號，係揭示一種半導體晶粒封裝，該半導體封裝之一實例包含與一第二半導體晶粒群組穿插之一第一半導體晶粒群組。來自該第一及第二群組之晶粒沿一第一軸線彼此偏移，且沿與該第一軸線正交之一第二軸線相對於彼此交錯。該半導體封裝之一第二實例包含一形狀不規則之邊緣及一自該封裝中之最下部半導體晶粒上方的一半導體晶粒至該基板的線接合。
然而，如圖1所示，此種堆疊式多晶片封裝結構1需增加晶片厚度以避免晶片受損，然而，在增加晶片厚度時，亦增加材料製備的複雜度，因而產生不易掌握晶片的厚度之問題。此外，在另一已知技術中，藉由打線方式將晶片電性連接於基板，但經由打線方式來電性連接容易造成晶片破裂。因此，目前亟需要一種多晶片堆疊封裝結構及其製造方法，藉由改變打線位置以提供較佳支撐，以及提供不經打線之間隔件，以避免晶片受損，以及提供相同厚度的晶片以簡化製程步驟並控制製造成本。
本發明之主要目的係在提供一種堆疊式多晶片封裝結構，俾能利用晶片與間隔件交叉錯位之堆疊方式，藉由改變打線位置，因而，可降低打線時晶片斷裂之風險，並且達到輕薄短小之需求。
為達成上述目的，本發明提供一種多晶片堆疊封裝結構，包括：一基板，可包括複數個電性連接墊；一第一晶片，包括有一第一銲墊之一上表面及相對之一下表面，該第一晶片之該下表面黏貼於該基板上；一第二晶片，包括有一第二銲墊之一上表面及相對之一下表面，該第二晶片之該下表面可以交叉錯位方式黏貼於該第一晶片之該上表面；一間隔件，包括有一上表面及相對之一下表面，並且可以與該第二晶片交叉錯位方式設置於該第二晶片上表面上；以及一第三晶片，包括有一第三銲墊之一上表面及相對之一下表面，並且可以與該間隔件交叉錯位方式設置於該間隔件的上表面上，使得該第三晶片之一端與該間隔件之一端可形成一第一間距。
於本發明之多晶片堆疊封裝結構中，可更包括一第四晶片，該第四晶片可包括有一第四銲墊之一上表面及相對之一下表面，該第四晶片可以交叉錯位方式黏貼於該第三晶片之該上表面上。此外，於本發明之多晶片堆疊封裝結構中，該第三銲墊可緊鄰於該第四晶片而設置以提供最佳的支撐，進而避免晶片破裂。
於本發明之多晶片堆疊封裝結構中，可更包括複數條導線，用於將該些電性連接墊與該第一銲墊、第二銲墊、第三銲墊及第四銲墊電性連接，或將該些銲墊彼此電性連接，以輸入或輸出信號。於本發明之多晶片堆疊封裝結構中，該間隔件不與導線連結，因此該間隔件不會因為打線而破裂。
於本發明之多晶片堆疊封裝結構中，該第四晶片之一端與該間隔件之一端可形成一第二間距；其中，該第二間距之距離與第一間距之距離可依據使用者需求而任意變化，在本發明一態樣中，該第二間距之距離可為該第一間距之距離的兩倍，但本發明並未侷限於此。於本發明之多晶片堆疊封裝結構中，將該第一間距的距離、第二間距的距離與該晶片的寬度相加所獲得的數值需小於該基板的長度，以利於封裝該多晶片堆疊封裝結構。
於本發明之多晶片堆疊封裝結構中，所堆疊的晶片數量及間隔件的數量可依據使用者需求而任意變化，在本發明一態樣中，所堆疊的晶片數量為4且間隔件數量為1，此外，該間隔件堆疊的位置較佳為該些晶片中間，以提供較佳的支撐避免晶片破裂。
於本發明之多晶片堆疊封裝結構中，該第一晶片、該第二晶片、該第三晶片及該第四晶片可藉由一黏膠層彼此黏貼，此外，該第一晶片之下表面可藉由一黏晶膠黏貼於該基板上；本發明之該黏膠層或該黏晶膠可為一薄膜覆蓋導線膠層(Film On Wier Tape )或其他等效結構之黏膠層；在本發明一態樣中，該黏晶膠可為薄膜覆蓋導線膠層。
除此之外，本發明另一目的係提供一種多晶片堆疊封裝結構之製造方法，包括：提供一基板，該基板可具有複數個電性連接墊；設置第一晶片於該基板上，該第一晶片可包括有一第一銲墊之一上表面及相對之一下表面，該第一晶片之該下表面黏貼於該基板；設置一第二晶片於該第一晶片上，該第二晶片可包括有一第二銲墊之一上表面及相對之一下表面，該第二晶片之該下表面可以交叉錯位方式黏貼於該第一晶片之該上表面；設置一間隔件於該第二晶片上，該間隔件可包括有一上表面及相對之一下表面，並且以與該第二晶片交叉錯位方式設置於該第二晶面之上表面上；以及設置一第三晶片於該間隔件上，該第三晶片可包括有一第三銲墊之一上表面及相對之一下表面，該第三晶片之該下表面設置於該間隔件之上表面上，使得該第三晶片之一端與該間隔件之一端形成一第一間距。
於本發明之多晶片堆疊封裝結構之製造方法中，可更包括設置一第四晶片於該第三晶片上，該第四晶片可包括有一第四銲墊之一上表面及相對之一下表面，該第四晶片可以交叉錯位方式黏貼於該第三晶片之該上表面上。於本發明之多晶片堆疊封裝結構之製造方法中，該第三銲墊係緊鄰於該第四晶片而設置以提供最佳的支撐，進而避免晶片破裂。。
於本發明之多晶片堆疊封裝結構之製造方法中，可更包括形成複數條導線，該些導線將該些電性連接墊與該第一銲墊、該第二銲墊、該第三銲墊及該第四銲墊電性連接，或將該些銲墊彼此電性連接。於本發明之多晶片堆疊封裝結構之製造方法中，該間隔件不與導線連結，因此該間隔件不會因為打線而破裂。
於本發明之多晶片堆疊封裝結構之製造方法中，該第四晶片之一端與該間隔件之一端可形成一第二間距；其中，該第二間距之距離與第一間距之距離可依據使用者需求而任意變化，在本發明一態樣中，該第二間距之距離可為該第一間距之距離的兩倍，但本發明並未侷限於此。
於本發明之多晶片堆疊封裝結構之製造方法中，該第一晶片、該第二晶片、該第三晶片及該第四晶片可藉由一黏膠層彼此黏貼，此外，該第一晶片之下表面可藉由一黏晶膠黏貼於該基板上。本發明之該黏膠層或該黏晶膠可為一薄膜覆蓋導線膠層或其他等效結構之黏膠層；在本發明一態樣中，該黏晶膠可為薄膜覆蓋導線膠層。
是以，本發明的功效在於改變打線位置以提供較佳支撐，進而避免晶片破裂，並且提供相同厚度的晶片以簡化晶片製程。綜上所述，本發明的特徵為在複數個晶片中具有至少一間隔件，可提供該些晶片較佳的支撐點，且該間隔件不具有導線連結，可避免因打線而造成晶片破裂。
以下係藉由具體實施例說明本發明之實施方式，熟習此技藝之人士可由本說明書所揭示之內容輕易地了解本發明之其他優點與功效。此外，本發明亦可藉由其他不同具體實施例加以施行或應用，在不悖離本發明之精神下進行各種修飾與變更。
實施例1
請參照圖2所示，係本發明實施例1之剖面示意圖。於本發明之多晶片堆疊封裝結構2中，包括：一基板10，包括複數個電性連接墊101；一第一晶片20，包括有一第一銲墊201之一上表面及相對之一下表面，該第一晶片20之該下表面黏貼於該基板10上；一第二晶片30，包括有一第二銲墊301之一上表面及相對之一下表面，該第二晶片30之該下表面以交叉錯位方式黏貼於該第一晶片20之該上表面；一間隔件40，包括有一上表面及相對之一下表面，並且以與該第二晶片30交叉錯位方式設置於該第二晶片30之上表面上；以及一第三晶片50，包括有一第三銲墊501之一上表面及相對之一下表面，並且以與該間隔件40交叉錯位方式設置於該間隔件40之上表面上，使得該第三晶片50之一端與該間隔件40之一端形成一第一間距。其次，本發明之多晶片堆疊封裝結構2更包括一第四晶片60，該第四晶片60包括有一第四銲墊601之一上表面及相對之一下表面，該第四晶片60以交叉錯位方式黏貼於該第三晶片50之該上表面上；此外，該第三銲墊501係緊鄰於該第四晶片60而設置以提供較佳支撐點，以避免第三晶片50破裂。接著，藉由導線70將該些電性連接墊101與該第一銲墊201、第二銲墊301、第三銲墊501及第四銲墊601電性連接，並將該些銲墊彼此電性連接，以輸入或輸出信號。再者，該第四晶片60之一端與該間隔件40之一端形成一第二間距；且該第二間距之距離為該第二間距之距離的兩倍。
請參照圖3所示，係本發明實施例1之打線受力點與先前技術打線受力點之剖面示意圖。如圖3所示，該第三晶片50之一端與該間隔件40之一端形成一第一間距(X)，以及該第四晶片60之一端與該間隔件40之一端形成一第二間距(2X)，此外，該第一晶片20的一端與該第二晶片30的一端形成該第二間距(2X)。在圖3中，原打線受力點A與本發明的打線受力點B相比，本發明的受力點B較接近第三晶片50而受力點A較遠離第三晶片50。由於原打線受力點A下方並無較好的支撐，因此在打線時，容易造成晶片破裂，因而需要較厚的晶片以滿足打線所需受力，進而避免晶片受損，然而，製造出較厚的晶片在材料備制上將增加製程的複雜度，因此，在理想厚度(即晶片及間隔件具有相同厚度)前提下，改變打線位置(如，受力點B)並增加間隔件的設置可提供較佳的支撐，進而避免晶片受損。請參照圖3，受力點A與受力點B具有相同支點，然而由於受力點A與受力點B的施力點位置不同，因此會產生不同的力矩，由圖3可知在受力點B具有較佳支撐，進而避免第三晶片50因打線而破裂。
實施例2
請參照圖4所示，係本發明實施例2之多晶片堆疊封裝結構之製造方法之流程圖。首先，如步驟401所示，提供一基板，該基板可有複數個電性連接墊。其次，如步驟402所示，設置第一晶片，將第一晶片設置於該基板上，該第一晶片包括有一第一銲墊之一上表面及相對之一下表面，該第一晶片之該下表面黏貼於該基板。再者，如步驟403所示，設置第二晶片，將該第二晶片設置於該第一晶片上，該第二晶片包括有一第二銲墊之一上表面及相對之一下表面，該第二晶片之該下表面以交叉錯位方式黏貼於該第一晶片之該上表面。接著，如步驟404所示，設置間隔件，將該間隔件設置於該第二晶片上，該間隔件包括有一上表面及相對之一下表面，並且以與該第二晶片交叉錯位方式設置於該第二晶片之該上表面上。接著，如步驟405所示，設置第三晶片，將第三晶片設置於該間隔件上，該第三晶片包括有一第三銲墊之一上表面及相對之一下表面，該第三晶片之該下表面設置於該間隔件上表面上，使得該第三晶片之一端與該間隔件之一端形成一第一間距。如步驟406所示，設置第四晶片，將第四晶片設置於該第三晶片上，該第四晶片包括有一第四銲墊之一上表面及相對之一下表面，該第四晶片以交叉錯位方式黏貼於該第三晶片之該上表面上，且該第三銲墊係緊鄰於該第四晶片而設置，以提供較佳支撐避免第三晶片破裂。在步驟401與步驟402之間，藉由黏貼黏晶膠使第一晶片黏貼於基板上；在步驟402、步驟403、步驟404、步驟405以及步驟406之間，藉由黏貼黏膠層使第一晶片、第二晶片、第三晶片以及第四晶片彼此黏貼。最後，如步驟407所示，提供導線，將該些電性連接墊與該第一銲墊、第二銲墊、第三銲墊及第四銲墊電性連接，並將該些銲墊彼此電性連接，以輸入或輸出信號。
在本發明之多晶片堆疊封裝結構中，藉由改變打線位置以提供較佳支撐，以及提供不經打線之間隔件以避免晶片受損，再者提供相同厚度的晶片以簡化製程步驟並控制製造成本。本發明可以堆疊複數晶片，可將不同功能的晶片整合在單一封裝結構中，不僅可減少多個晶片使用上所佔用的體積，更可提高整體的性能。
上述實施例僅係為了方便說明而舉例而已，本發明所主張之權利範圍自應以申請專利範圍所述為準，而非僅限於上述實施例。
1, 2‧‧‧多晶片堆疊封裝結構
10, 11‧‧‧基板
12, 101‧‧‧電性連接墊
13, 20‧‧‧第一晶片
201‧‧‧第一銲墊
14, 30‧‧‧第二晶片
301‧‧‧第二銲墊
40‧‧‧間隔件
15, 50‧‧‧第三晶片
17‧‧‧黏晶膠
501‧‧‧第三銲墊
16, 60‧‧‧第四晶片
601‧‧‧第四銲墊
70‧‧‧導線
80‧‧‧黏膠層
圖1係為習知之堆疊式多晶片封裝結構之剖面示意圖。 圖2係本發明實施例1之堆疊式多晶片封裝結構之剖面示意圖。 圖3係本發明實施例1之打線受力點與先前技術打線受力點之剖面示意圖。 圖4係本發明實施例2之多晶片堆疊封裝結構之製造方法之流程圖。
10‧‧‧基板
101‧‧‧電性連接墊
2‧‧‧多晶片堆疊封裝結構
20‧‧‧第一晶片
201‧‧‧第一銲墊
30‧‧‧第二晶片
301‧‧‧第二銲墊
40‧‧‧間隔件
50‧‧‧第三晶片
501‧‧‧第三銲墊
60‧‧‧第四晶片
601‧‧‧第四銲墊
70‧‧‧導線
80‧‧‧黏膠層

Claims (15)

  1. 一種多晶片堆疊封裝結構，包括： 一基板，包括複數個電性連接墊； 一第一晶片，包括有一第一銲墊之一上表面及相對之一下表面，該第一晶片之該下表面黏貼於該基板上； 一第二晶片，包括有一第二銲墊之一上表面及相對之一下表面，該第二晶片之該下表面以交叉錯位方式黏貼於該第一晶片之該上表面； 一間隔件，包括有一上表面及相對之一下表面，並且以與該第二晶片交叉錯位方式設置於其上；以及 一第三晶片，包括有一第三銲墊之一上表面及相對之一下表面，該第三晶片之該下表面設置於該間隔件上，使得該第三晶片之一端與該間隔件之一端形成一第一間距。
  2. 如申請專利範圍第1項所述之多晶片堆疊封裝結構，更包括一第四晶片，該第四晶片包括有一第四銲墊之一上表面及相對之一下表面，該第四晶片以交叉錯位方式黏貼於該第三晶片之該上表面上。
  3. 如申請專利範圍第2項所述之多晶片堆疊封裝結構，其中，該第三銲墊係緊鄰於該第四晶片而設置。
  4. 如申請專利範圍第2項所述之多晶片堆疊封裝結構，更包括複數條導線，用於將該些電性連接墊與該第一銲墊、該第二銲墊、該第三銲墊及該第四銲墊電性連接，或將該些銲墊彼此電性連接。
  5. 如申請專利範圍第2項所述之多晶片堆疊封裝結構，其中，該第四晶片之一端與該間隔件之一端形成一第二間距。
  6. 如申請專利範圍第5項所述之多晶片堆疊封裝結構，其中，該第二間距之距離係為該第一間距之距離的兩倍。
  7. 如申請專利範圍第2項所述之多晶片堆疊封裝結構，其中，該第一晶片、該第二晶片、該第三晶片及該第四晶片係藉由一黏膠層彼此黏貼。
  8. 一種多晶片堆疊封裝結構之製造方法，包括： 提供一基板，該基板具有複數個電性連接墊； 設置第一晶片於該基板上，該第一晶片包括有一第一銲墊之一上表面及相對之一下表面，該第一晶片之該下表面黏貼於該基板； 設置一第二晶片於該第一晶片上，該第二晶片包括有一第二銲墊之一上表面及相對之一下表面，該第二晶片之該下表面以交叉錯位方式黏貼於該第一晶片之該上表面； 設置一間隔件於該第二晶片上，該間隔件包括有一上表面及相對之一下表面，並且以與該第二晶片交叉錯位方式設置於其上；以及 設置一第三晶片於該間隔件上，該第三晶片包括有一第三銲墊之一上表面及相對之一下表面，該第三晶片之該下表面設置於該間隔件上，使得該第三晶片之一端與該間隔件之一端形成一第一間距。
  9. 如申請專利範圍第8項所述之製造方法，更包括設置一第四晶片於該第三晶片上，該第四晶片包括有一第四銲墊之一上表面及相對之一下表面，該第四晶片以交叉錯位方式黏貼於該第三晶片之該上表面上。
  10. 如申請專利範圍第9項所述之製造方法，其中，該第三銲墊係緊鄰於該第四晶片而設置。
  11. 如申請專利範圍第9項所述之製造方法，更包括形成複數條導線，該些導線將該些電性連接墊與該第一銲墊、該第二銲墊、該第三銲墊及該第四銲墊電性連接，或將該些銲墊彼此電性連接。
  12. 如申請專利範圍第9項所述之製造方法，其中，該第四晶片之一端與該間隔件之一端形成一第二間距。
  13. 如申請專利範圍第12項所述之製造方法，該第二間距之距離係為該第一間距之距離的兩倍。
  14. 如申請專利範圍第9項所述之製造方法，其中，該第一晶片、該第二晶片、該第三晶片及該第四晶片係藉由一黏膠層彼此黏貼。
  15. 如申請專利範圍第8項所述之製造方法，其中，該第一晶片之下表面係藉由一黏晶膠黏貼於該基板上。
TW105101003A 2015-02-12 2016-01-13 多晶片堆疊封裝結構及其製造方法 TWI585940B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US14/620,705 US9412722B1 (en) 2015-02-12 2015-02-12 Multichip stacking package structure and method for manufacturing the same

Publications (2)

Publication Number Publication Date
TW201640642A true TW201640642A (zh) 2016-11-16
TWI585940B TWI585940B (zh) 2017-06-01

Family

ID=56556010

Family Applications (1)

Application Number Title Priority Date Filing Date
TW105101003A TWI585940B (zh) 2015-02-12 2016-01-13 多晶片堆疊封裝結構及其製造方法

Country Status (3)

Country Link
US (1) US9412722B1 (zh)
CN (1) CN105895624B (zh)
TW (1) TWI585940B (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11935870B2 (en) 2019-04-25 2024-03-19 Resonac Corporation Method for manufacturing semiconductor device having dolmen structure, method for manufacturing support piece, and laminated film

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI582919B (zh) * 2015-12-31 2017-05-11 力成科技股份有限公司 無基板扇出型多晶片封裝構造及其製造方法
KR20180004413A (ko) * 2016-07-04 2018-01-12 삼성전자주식회사 반도체 패키지 및 이의 제조 방법
KR102576764B1 (ko) * 2016-10-28 2023-09-12 에스케이하이닉스 주식회사 비대칭 칩 스택들을 가지는 반도체 패키지
CN109564905A (zh) * 2018-10-30 2019-04-02 长江存储科技有限责任公司 Ic封装

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7163839B2 (en) * 2005-04-27 2007-01-16 Spansion Llc Multi-chip module and method of manufacture
US8242607B2 (en) * 2006-12-20 2012-08-14 Stats Chippac Ltd. Integrated circuit package system with offset stacked die and method of manufacture thereof
KR20110138789A (ko) * 2010-06-22 2011-12-28 하나 마이크론(주) 적층형 반도체 패키지
KR20110138945A (ko) * 2010-06-22 2011-12-28 하나 마이크론(주) 적층형 반도체 패키지
CN103474421B (zh) * 2013-08-30 2016-10-12 晟碟信息科技（上海）有限公司 高产量半导体装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11935870B2 (en) 2019-04-25 2024-03-19 Resonac Corporation Method for manufacturing semiconductor device having dolmen structure, method for manufacturing support piece, and laminated film

Also Published As

Publication number Publication date
TWI585940B (zh) 2017-06-01
US20160240512A1 (en) 2016-08-18
CN105895624B (zh) 2018-12-07
CN105895624A (zh) 2016-08-24
US9412722B1 (en) 2016-08-09

Similar Documents

Publication Publication Date Title
TWI585940B (zh) 多晶片堆疊封裝結構及其製造方法
JP5529371B2 (ja) 半導体装置及びその製造方法
US20060278970A1 (en) Semiconductor device, stacked semiconductor device, and manufacturing method for semiconductor device
KR100574223B1 (ko) 멀티칩 패키지 및 그 제조방법
KR20030075860A (ko) 반도체 칩 적층 구조 및 적층 방법
TWI481001B (zh) 晶片封裝結構及其製造方法
TWI566356B (zh) 封裝結構及其製造方法
US20070252284A1 (en) Stackable semiconductor package
TW200531241A (en) Manufacturing process and structure for a flip-chip package
TW201112384A (en) Multi-chip stacked device without loop height and its manufacturing method
JP2009194189A (ja) 半導体装置およびその製造方法
US7834463B2 (en) Stack package having pattern die redistribution
JP5222508B2 (ja) 半導体装置の製造方法
JP2005340415A (ja) 半導体パッケージ及びその製造方法
KR101083663B1 (ko) 오버행 다이 스택 구조를 이용한 반도체 패키지
TWI321349B (en) Multi-chip stack package
KR20100037351A (ko) 패드 투 패드 본딩 구조를 갖는 적층 반도체 패키지 및 그 와이어 본딩 방법
TWI692042B (zh) 半導體封裝結構及其製作方法
TWI378520B (en) Long wire assembly method and structure
US20150333041A1 (en) Semiconductor device and manufacturing method therefor
KR101800619B1 (ko) 반도체 패키지 제조방법
TWM449345U (zh) 避免打線造成晶片斷裂之多晶片堆疊封裝構造
TW497231B (en) Stack structure of semiconductor chips and its manufacturing method
JP5149694B2 (ja) 半導体装置及びその製造方法
TW201719776A (zh) 堆疊式晶片封裝結構的製造方法