TW201421683A - 具有低米勒電容之金氧半場效電晶體元件及其製作方法 - Google Patents

具有低米勒電容之金氧半場效電晶體元件及其製作方法 Download PDF

Info

Publication number
TW201421683A
TW201421683A TW101143944A TW101143944A TW201421683A TW 201421683 A TW201421683 A TW 201421683A TW 101143944 A TW101143944 A TW 101143944A TW 101143944 A TW101143944 A TW 101143944A TW 201421683 A TW201421683 A TW 201421683A
Authority
TW
Taiwan
Prior art keywords
epitaxial layer
gate trench
layer
gate
semiconductor device
Prior art date
Application number
TW101143944A
Other languages
English (en)
Inventor
Yung-Fa Lin
Original Assignee
Anpec Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Anpec Electronics Corp filed Critical Anpec Electronics Corp
Priority to TW101143944A priority Critical patent/TW201421683A/zh
Priority to CN201310012584.XA priority patent/CN103840000B/zh
Priority to US13/742,320 priority patent/US8969952B2/en
Publication of TW201421683A publication Critical patent/TW201421683A/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66674DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/66712Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/66734Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7827Vertical transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843Source or drain regions of field-effect devices
    • H01L29/0847Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • H01L29/0852Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
    • H01L29/0873Drain regions
    • H01L29/0878Impurity concentration or distribution
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025Channel region of field-effect devices
    • H01L29/1029Channel region of field-effect devices of field-effect transistors
    • H01L29/1033Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
    • H01L29/1037Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure and non-planar channel
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42356Disposition, e.g. buried gate electrode
    • H01L29/4236Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66666Vertical transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66674DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/66712Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/66727Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the source electrode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7813Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1095Body region, i.e. base region, of DMOS transistors or IGBTs
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725Source or drain electrodes for field effect devices
    • H01L29/41766Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)

Abstract

一種功率半導體元件,包含有一半導體基底,具有第一導電型;一磊晶層,位於該半導體基底上;一離子井,具有第二導電型,位於該磊晶層中,其中該離子井具有一接面深度;一閘極溝槽,位於該磊晶層中,且該閘極溝槽的深度大於該接面深度;一閘極氧化層,位於該閘極溝槽表面;一閘極,位於該閘極溝槽內;以及一口袋摻雜區,具有該第二導電型,位於該磊晶層中,緊鄰並至少覆蓋該閘極溝槽的轉角部分。

Description

具有低米勒電容之金氧半場效電晶體元件及其製作方法
本發明係有關於半導體元件技術領域,特別是有關於一種具有低米勒電容之金氧半場效電晶體(MOSFET)元件及其製作方法。
在傳統功率電晶體中,平面型功率元件(DMOS)因來自於通道區域(channel region)、聚集層(accumulation layer)以及接面場效電晶體(JFET)的貢獻,而使得導通電阻(on-resistance)上升。
為了降低上述區域之電阻,溝渠型功率元件(UMOS)於是被提出來,更因為UMOS結構不存在之JFET區域,因此可以縮小UMOS元件尺寸(cell size)以提高通道密度(channel density),可以進一步降低導通電阻,但另一方面,UMOS元件也因其結構的關係導致閘汲間電容(米勒電容)上升而使得開關速度變慢。
因此,本發明之目的,即在提供一種溝渠型功率半導體元件及其製作方法,以降低米勒電容。
根據本發明之較佳實施例,本發明提供一種功率半導體元件,包含有一半導體基底,具有第一導電型;一磊晶層,位於該半導體基底上;一離子井,具有第二導電型,位於該磊晶層中,其中該離子井具有一接面深度;一閘極溝槽,位於該磊晶層中,且該閘極溝槽 的深度大於該接面深度;一閘極氧化層,位於該閘極溝槽表面;一閘極,位於該閘極溝槽內;以及一口袋摻雜區,具有該第二導電型,位於該磊晶層中,緊鄰並至少覆蓋該閘極溝槽的轉角部分。
為讓本發明之上述目的、特徵及優點能更明顯易懂,下文特舉較佳實施方式,並配合所附圖式,作詳細說明如下。然而如下之較佳實施方式與圖式僅供參考與說明用,並非用來對本發明加以限制者。
請參閱第1圖至第8圖,其為依據本發明一實施例所繪示的溝渠型功率電晶體元件之製造方法示意圖。首先,如第1圖所示,提供一半導體基底10,例如N型重摻雜之矽基底,其可作為電晶體元件的汲極(drain)。接著,利用一磊晶製程於半導體基底10上形成一磊晶層11,例如N型磊晶矽層。接著,可以在磊晶層11表面形成一墊層110,例如,矽氧墊層。
如第2圖所示,接著於磊晶層11上沈積一硬遮罩層120,例如氮化矽層,然後,利用光阻以及微影、蝕刻等製程,於硬遮罩層120中形成開口112。接著將光阻去除,然後,利用乾蝕刻製程,經由硬遮罩層120中的開口112,蝕刻磊晶層11至一預定深度,如此形成閘極溝槽122。閘極溝槽122包含有一底部122a、銜接底部122a的轉角部分122b,及垂直側壁122c。
如第3圖所示,接著可以進行一氧化製程,於閘極溝槽122表面形成一犧牲氧化層(圖未示),再將此犧牲氧化層去除。然後,將硬遮罩層120以及墊層110去除,顯露出磊晶層11的主表面11a。
如第4圖所示,接著進行一熱氧化製程,於顯露出來的磊晶層11的表面以及閘極溝槽122的表面,包括底部122a、轉角部分122b及垂直側壁122c,形成一閘極氧化層18,接下來,進行一化學氣相沈積製程,全面沈積一多晶矽層(圖未示),填滿閘極溝槽122。接著進行一蝕刻製程,將部分厚度的多晶矽層蝕除,顯露出閘極氧化層18,而剩下的多晶矽層則構成溝渠閘極20a。
接著,如第5圖所示,進行一離子佈植製程,於磊晶層11中形成一離子井210,例如P型井。然後,繼續進行一熱驅入製程,將植入磊晶層11中的摻質活化。根據本發明實施例,離子井210的接面深度小於閘極溝槽122的深度,換言之,閘極溝槽122的底部122a及轉角部分122b均位於磊晶層11中。根據本發明另一實施例,形成離子井210的離子佈植製程及熱驅入製程亦可以在閘極溝槽122形成之前進行。
如第6圖所示,利用微影製程及離子佈植製程,分別於磊晶層11表面形成一源極摻雜區22,例如N+源極摻雜區,以及於磊晶層11中在靠近閘極溝槽122的轉角部分122b形成一口袋摻雜區26,例如,P型摻雜區,其中,口袋摻雜區26可以橫跨離子井210與磊晶層11之接面,其至少覆蓋住閘極溝槽122的轉角部分122b,或者可以進一步延伸至閘極溝槽122的底部122a,如第9圖所示。如此即可降低米勒電容。
根據本發明實施例,口袋摻雜區26的佈植濃度大於磊晶層11的佈植濃度。根據本發明實施例,形成口袋摻雜區26的離子佈植製程係在形成源極摻雜區22的離子佈植製程之前進行者。根據本發明 實施例,在形成口袋摻雜區26及源極摻雜區22的離子佈植製程依序完成後,進行熱驅入製程,同時活化口袋摻雜區26及源極摻雜區22的摻質。
根據本發明實施例,形成口袋摻雜區26的離子佈植次數可以是單次或多次,能量可以介於200KeV至2MeV之間,而劑量可以介於1E11 atoms/cm2至1E14 atoms/cm2之間。
最後,如第7-8圖所示,進行接觸洞及金屬化製程,包括形成層間介電層30,於層間介電層30中以及磊晶層11表面蝕刻出一接觸洞230,於接觸洞230底部以離子佈植製程形成接觸摻雜區250,例如P+摻雜區,然後沈積阻障層32及金屬層34,並使金屬層34填滿接觸洞230,構成接觸件34a。本發明由於增加了口袋摻雜區26,使得垂直通道200可以延伸進入磊晶層11至接近閘極溝槽122的底部122a,進而降低了米勒電容。
請參閱第10圖至第14圖,其為依據本發明另一實施例所繪示的溝渠型功率電晶體元件之製造方法示意圖。首先,如第10圖所示,同樣先提供一半導體基底10,例如N型重摻雜之矽基底,其可作為電晶體元件的汲極。接著,利用一磊晶製程於半導體基底10上形成一磊晶層11,例如N型磊晶矽層。接著,可以在磊晶層11表面形成一墊層110,例如,矽氧墊層。接著,進行一離子佈植製程,於磊晶層11中形成一離子井210,例如P型井。然後,繼續進行一熱驅入製程,將植入磊晶層11中的摻質活化。根據本發明實施例,離子井210的接面深度小於閘極溝槽122的深度,換言之,閘極溝槽122的底部122a及轉角部分122b均位於磊晶層11中。
如第11圖所示,接著於磊晶層11上沈積一硬遮罩層120,例如氮化矽層,然後,利用光阻以及微影、蝕刻等製程,於硬遮罩層12中形成開口112。接著將光阻去除,然後,利用乾蝕刻製程,經由硬遮罩層12中的開口112,蝕刻磊晶層11至一預定深度,如此形成閘極溝槽122。閘極溝槽122包含有一底部122a、銜接底部122a的轉角部分122b,及垂直側壁122c。
接著,進行離子佈植製程,例如斜角度離子佈植製程,經由閘極溝槽122,於磊晶層11中在靠近閘極溝槽122的轉角部分122b形成一口袋摻雜區26,例如,P型摻雜區,其中,口袋摻雜區26可以橫跨離子井210與磊晶層11之接面,其至少覆蓋住閘極溝槽122的轉角部分122b。根據本發明實施例,口袋摻雜區26的佈植濃度需大於磊晶層11的佈植濃度。根據本發明實施例,形成口袋摻雜區26的離子佈植次數可以是單次或多次,能量可以介於200KeV至2MeV之間,而劑量可以介於1E11 atoms/cm2至1E14 atoms/cm2之間。
如第12圖所示,接著可以進行一氧化製程,於閘極溝槽122表面形成一犧牲氧化層(圖未示),再將此犧牲氧化層去除。然後,將硬遮罩層120以及墊層110去除,顯露出磊晶層11的主表面11a。
如第13圖所示,接著進行一熱氧化製程,於顯露出來的磊晶層11的表面以及閘極溝槽122的表面,包括底部122a、轉角部分122b及垂直側壁122c,形成一閘極氧化層18,接下來,進行一化學氣相沈積製程,全面沈積一多晶矽層(圖未示),填滿閘極溝槽122。接著進行一蝕刻製程,將部分厚度的多晶矽層蝕除,顯露出閘極氧化層 18,而剩下的多晶矽層則構成溝渠閘極20a。
如第14圖所示,利用微影製程及離子佈植製程,於磊晶層11表面形成一源極摻雜區22,例如N+源極摻雜區。然後,可以進行熱驅入製程,同時活化口袋摻雜區26及源極摻雜區22的摻質。
最後,進行接觸洞及金屬化製程(步驟同第7-8圖),包括形成層間介電層30,於層間介電層30中以及磊晶層11表面蝕刻出一接觸洞230,於接觸洞230底部以離子佈植製程形成接觸摻雜區250,例如P+摻雜區,然後沈積阻障層32及金屬層34,並使金屬層34填滿接觸洞230,構成接觸件34a。
以上所述僅為本發明之較佳實施例,凡依本發明申請專利範圍所做之均等變化與修飾,皆應屬本發明之涵蓋範圍。
10‧‧‧半導體基底
11‧‧‧磊晶層
11a‧‧‧主表面
18‧‧‧閘極氧化層
20a‧‧‧閘極
22‧‧‧源極摻雜區
26‧‧‧口袋摻雜區
30‧‧‧層間介電層
32‧‧‧阻障層
34‧‧‧金屬層
34a‧‧‧接觸件
110‧‧‧墊層
112‧‧‧開口
120‧‧‧硬遮罩層
122‧‧‧閘極溝槽
122a‧‧‧底部
122b‧‧‧轉角部分
122c‧‧‧垂直側壁
210‧‧‧離子井
230‧‧‧接觸洞
250‧‧‧接觸摻雜區
第1圖至第8圖為依據本發明一實施例所繪示的溝渠型功率電晶體元件之製造方法示意圖。
第9圖例示口袋摻雜區進一步延伸至閘極溝槽的底部的示意圖。
第10圖至第14圖為依據本發明另一實施例所繪示的溝渠型功率電晶體元件之製造方法示意圖。
10‧‧‧半導體基底
11‧‧‧磊晶層
18‧‧‧閘極氧化層
20a‧‧‧閘極
22‧‧‧源極摻雜區
26‧‧‧口袋摻雜區
122a‧‧‧底部
122b‧‧‧轉角部分
122c‧‧‧垂直側壁
210‧‧‧離子井

Claims (8)

  1. 一種功率半導體元件,包含有:一半導體基底,具有第一導電型;一磊晶層,位於該半導體基底上;一離子井,具有第二導電型,位於該磊晶層中,其中該離子井具有一接面深度;一閘極溝槽,位於該磊晶層中,且該閘極溝槽的深度大於該接面深度;一閘極氧化層,位於該閘極溝槽表面;一閘極,位於該閘極溝槽內;以及一口袋摻雜區,具有該第二導電型,位於該磊晶層中,緊鄰並至少覆蓋該閘極溝槽的轉角部分。
  2. 如申請專利範圍第1項所述之功率半導體元件,其中另包含有一源極摻雜區,位於該磊晶層表面並緊鄰該閘極溝槽。
  3. 如申請專利範圍第2項所述之功率半導體元件,其中該源極摻雜區具有該第一導電型。
  4. 如申請專利範圍第1項所述之功率半導體元件,其中該第一導電型為N型,該第二導電型為P型。
  5. 如申請專利範圍第1項所述之功率半導體元件,其中該磊晶層具有該第一導電型。
  6. 如申請專利範圍第1項所述之功率半導體元件,其中該口袋摻雜區橫跨該離子井與該磊晶層之接面。
  7. 如申請專利範圍第1項所述之功率半導體元件,其中該口袋摻雜區的佈植濃度大於該磊晶層的佈植濃度。
  8. 如申請專利範圍第1項所述之功率半導體元件,其中該口袋摻雜區延伸至該閘極溝槽的底部。
TW101143944A 2012-11-23 2012-11-23 具有低米勒電容之金氧半場效電晶體元件及其製作方法 TW201421683A (zh)

Priority Applications (3)

Application Number Priority Date Filing Date Title
TW101143944A TW201421683A (zh) 2012-11-23 2012-11-23 具有低米勒電容之金氧半場效電晶體元件及其製作方法
CN201310012584.XA CN103840000B (zh) 2012-11-23 2013-01-14 具有低密勒电容的金氧半场效应晶体管器件及其制作方法
US13/742,320 US8969952B2 (en) 2012-11-23 2013-01-15 Semiconductor device with reduced miller capacitance and fabrication method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW101143944A TW201421683A (zh) 2012-11-23 2012-11-23 具有低米勒電容之金氧半場效電晶體元件及其製作方法

Publications (1)

Publication Number Publication Date
TW201421683A true TW201421683A (zh) 2014-06-01

Family

ID=50772495

Family Applications (1)

Application Number Title Priority Date Filing Date
TW101143944A TW201421683A (zh) 2012-11-23 2012-11-23 具有低米勒電容之金氧半場效電晶體元件及其製作方法

Country Status (3)

Country Link
US (1) US8969952B2 (zh)
CN (1) CN103840000B (zh)
TW (1) TW201421683A (zh)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102014117780B4 (de) * 2014-12-03 2018-06-21 Infineon Technologies Ag Halbleiterbauelement mit einer Grabenelektrode und Verfahren zur Herstellung
DE102014119465B3 (de) 2014-12-22 2016-05-25 Infineon Technologies Ag Halbleitervorrichtung mit streifenförmigen trenchgatestrukturen, transistormesas und diodenmesas
CN105845795A (zh) * 2015-01-13 2016-08-10 北大方正集团有限公司 一种二极管及其制作方法
JP6602698B2 (ja) * 2016-03-11 2019-11-06 ルネサスエレクトロニクス株式会社 半導体装置及びその製造方法
DE102018103973B4 (de) 2018-02-22 2020-12-03 Infineon Technologies Ag Siliziumcarbid-halbleiterbauelement
DE102019111308A1 (de) 2018-05-07 2019-11-07 Infineon Technologies Ag Siliziumcarbid halbleiterbauelement
DE102018124740A1 (de) 2018-10-08 2020-04-09 Infineon Technologies Ag Halbleiterbauelement mit einem sic halbleiterkörper und verfahren zur herstellung eines halbleiterbauelements
US10985248B2 (en) 2018-11-16 2021-04-20 Infineon Technologies Ag SiC power semiconductor device with integrated Schottky junction
US10903322B2 (en) 2018-11-16 2021-01-26 Infineon Technologies Ag SiC power semiconductor device with integrated body diode
US10586845B1 (en) 2018-11-16 2020-03-10 Infineon Technologies Ag SiC trench transistor device and methods of manufacturing thereof
CN111668310A (zh) * 2020-05-25 2020-09-15 江苏东海半导体科技有限公司 一种深p-阱沟槽mosfet及其制造方法
CN114843346B (zh) * 2022-06-29 2022-09-20 瑞能半导体科技股份有限公司 低阻沟槽型碳化硅晶体管及其制造方法

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5424231A (en) * 1994-08-09 1995-06-13 United Microelectronics Corp. Method for manufacturing a VDMOS transistor
US6194741B1 (en) * 1998-11-03 2001-02-27 International Rectifier Corp. MOSgated trench type power semiconductor with silicon carbide substrate and increased gate breakdown voltage and reduced on-resistance
US7265415B2 (en) * 2004-10-08 2007-09-04 Fairchild Semiconductor Corporation MOS-gated transistor with reduced miller capacitance
JP4059510B2 (ja) * 2004-10-22 2008-03-12 株式会社東芝 半導体装置及びその製造方法
JP2006344759A (ja) 2005-06-08 2006-12-21 Sharp Corp トレンチ型mosfet及びその製造方法
JP2010219109A (ja) * 2009-03-13 2010-09-30 Sanken Electric Co Ltd トレンチゲート型半導体装置とその製造方法
JP5717661B2 (ja) * 2011-03-10 2015-05-13 株式会社東芝 半導体装置とその製造方法
JP5668576B2 (ja) 2011-04-01 2015-02-12 住友電気工業株式会社 炭化珪素半導体装置

Also Published As

Publication number Publication date
US20140145258A1 (en) 2014-05-29
US8969952B2 (en) 2015-03-03
CN103840000A (zh) 2014-06-04
CN103840000B (zh) 2016-09-14

Similar Documents

Publication Publication Date Title
TW201421683A (zh) 具有低米勒電容之金氧半場效電晶體元件及其製作方法
US8362552B2 (en) MOSFET device with reduced breakdown voltage
US8653593B2 (en) Semiconductor device and method of manufacturing the same
JP5767430B2 (ja) 半導体装置および半導体装置の製造方法
US20090294841A1 (en) Formation of a MOSFET Using an Angled Implant
JP2005510088A (ja) 多結晶シリコンソースコンタクト構造を有するトレンチ金属酸化膜半導体電界効果トランジスタデバイス
WO2006132284A1 (ja) トレンチ型mosfet及びその製造方法
JP2008546216A (ja) 電荷平衡電界効果トランジスタ
TW201015719A (en) Lateral DMOS transistor and method for fabricating the same
TW201503366A (zh) 溝渠式功率半導體元件及其製作方法
TW201423869A (zh) 溝渠式電晶體的製作方法
KR101832334B1 (ko) 반도체소자 및 그 제조방법
US20070034895A1 (en) Folded-gate MOS transistor
US8159021B2 (en) Trench MOSFET with double epitaxial structure
JP2014038965A (ja) 半導体装置および半導体装置の製造方法
US8748980B2 (en) U-shape RESURF MOSFET devices and associated methods of manufacturing
JP2022020769A (ja) 半導体装置
JP2005536868A (ja) 寄生抵抗が低いトレンチ金属酸化膜半導体電界効果トランジスタデバイスの製造方法
US20140342517A1 (en) Method for fabricating trench type power semiconductor device
TW201440145A (zh) 半導體功率元件的製作方法
KR100902585B1 (ko) 트렌치 게이트형 모스트랜지스터 및 그 제조방법
KR20030083444A (ko) 트렌치 분리 구조를 가지는 디램 셀 트랜지스터의 제조 방법
US8828822B2 (en) Method for fabricating semiconductor device with reduced Miller capacitance
JP2009081427A (ja) 半導体装置および半導体装置の製造方法
US20130049108A1 (en) Quasi-Vertical Power MOSFET and Methods of Forming the Same