MX168581B - Aparato y metodo para proporcionar un control distribuido en una unidad de memoria principal de un sistema procesador de datos - Google Patents
Aparato y metodo para proporcionar un control distribuido en una unidad de memoria principal de un sistema procesador de datosInfo
- Publication number
- MX168581B MX168581B MX005085A MX508587A MX168581B MX 168581 B MX168581 B MX 168581B MX 005085 A MX005085 A MX 005085A MX 508587 A MX508587 A MX 508587A MX 168581 B MX168581 B MX 168581B
- Authority
- MX
- Mexico
- Prior art keywords
- data processing
- processing system
- memory unit
- main memory
- providing control
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
- G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
- G06F13/1615—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement using a concurrent pipeline structrure
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Multi Processors (AREA)
- Dram (AREA)
Abstract
La presente invención se refiere a un sistema procesador de datos, caracterizado porque comprende: una barra de distribución del sistema, cuando menos, una unidad procesador de datos que se acopla con la barra de distribución del sistema, my un subsistema de memoria que se acopla con la barra de distribución del sistema; el subsistema de memoria incluye: una unidad de interfaz de los arreglos de memoria, que se acopla con la barra de distribución del sistema y múltiples unidades de arreglos de celdas de almacenamiento, cada una de las cuales incluye una serie de unidades de almacenamiento, y un aparato para controlar la operación de dicha serie de unidades de almacenamiento; una multiplicidad de las unidades de arreglos puede procesar simultáneamente grupos de señales de datos.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US82368786A | 1986-01-29 | 1986-01-29 |
Publications (1)
Publication Number | Publication Date |
---|---|
MX168581B true MX168581B (es) | 1993-06-01 |
Family
ID=25239418
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
MX005085A MX168581B (es) | 1986-01-29 | 1987-01-29 | Aparato y metodo para proporcionar un control distribuido en una unidad de memoria principal de un sistema procesador de datos |
Country Status (12)
Country | Link |
---|---|
EP (1) | EP0288479B1 (es) |
JP (1) | JPH01501346A (es) |
KR (1) | KR910005379B1 (es) |
CN (1) | CN1007186B (es) |
AU (1) | AU6931087A (es) |
CA (1) | CA1286412C (es) |
DE (1) | DE3785191D1 (es) |
ES (1) | ES2004078A6 (es) |
IL (1) | IL81427A (es) |
IN (1) | IN170464B (es) |
MX (1) | MX168581B (es) |
WO (1) | WO1987004825A1 (es) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA1324679C (en) * | 1989-02-03 | 1993-11-23 | Michael A. Gagliardo | Method and means for interfacing a system control unit for a multi-processor system with the system main memory |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3343140A (en) * | 1964-10-27 | 1967-09-19 | Hughes Aircraft Co | Banked memory system |
DE2537787A1 (de) * | 1975-08-25 | 1977-03-03 | Computer Ges Konstanz | Modularer arbeitsspeicher fuer eine datenverarbeitungsanlage und verfahren zum durchfuehren von speicherzugriffen an diesem speicher |
US4245303A (en) * | 1978-10-25 | 1981-01-13 | Digital Equipment Corporation | Memory for data processing system with command and data buffering |
US4451880A (en) * | 1980-10-31 | 1984-05-29 | Honeywell Information Systems Inc. | Memory controller with interleaved queuing apparatus |
JPS58215777A (ja) * | 1982-06-07 | 1983-12-15 | Hitachi Ltd | 記憶制御方式 |
-
1987
- 1987-01-28 CA CA000528360A patent/CA1286412C/en not_active Expired - Fee Related
- 1987-01-28 ES ES878700205A patent/ES2004078A6/es not_active Expired
- 1987-01-29 IL IL81427A patent/IL81427A/xx not_active IP Right Cessation
- 1987-01-29 WO PCT/US1987/000185 patent/WO1987004825A1/en active IP Right Grant
- 1987-01-29 AU AU69310/87A patent/AU6931087A/en not_active Abandoned
- 1987-01-29 DE DE8787901242T patent/DE3785191D1/de not_active Expired - Lifetime
- 1987-01-29 EP EP87901242A patent/EP0288479B1/en not_active Expired - Lifetime
- 1987-01-29 MX MX005085A patent/MX168581B/es unknown
- 1987-01-29 JP JP62501044A patent/JPH01501346A/ja active Pending
- 1987-01-29 CN CN87102176A patent/CN1007186B/zh not_active Expired
- 1987-01-29 KR KR1019870700883A patent/KR910005379B1/ko not_active IP Right Cessation
- 1987-02-13 IN IN121/DEL/87A patent/IN170464B/en unknown
Also Published As
Publication number | Publication date |
---|---|
JPH01501346A (ja) | 1989-05-11 |
ES2004078A6 (es) | 1988-12-01 |
IL81427A (en) | 1991-06-10 |
IN170464B (es) | 1992-03-28 |
CN87102176A (zh) | 1987-09-02 |
EP0288479A1 (en) | 1988-11-02 |
IL81427A0 (en) | 1987-08-31 |
WO1987004825A1 (en) | 1987-08-13 |
CA1286412C (en) | 1991-07-16 |
KR910005379B1 (ko) | 1991-07-29 |
EP0288479B1 (en) | 1993-03-31 |
AU6931087A (en) | 1987-08-25 |
KR880700973A (ko) | 1988-04-13 |
CN1007186B (zh) | 1990-03-14 |
DE3785191D1 (de) | 1993-05-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SG48079A1 (en) | Programmable logic cell and array | |
FR2601167B1 (fr) | Procede et systeme de generation de donnees de modele. | |
BR8304902A (pt) | Sistema de distribuicao de dados de fibra otica,para transferencia de dados entre uma pluralidade de terminais e processo para distribuir sinais oticos que se propagem em uma fibra otica | |
KR890010721A (ko) | 데이타 처리 시스템이 다수의 중앙 처리 유닛간에서 대등 관계를 갖을 수 있게하는장치 및 그 방법 | |
YU231088A (en) | Device and process for exchanging controlling of resources partitions in system for data processing which has central processing units, which uses different operation systems | |
ES8609770A1 (es) | Una instalacion de control de acceso a memoria,de aplicaciona ordenadores | |
ATE81220T1 (de) | Rechnersystem mit multikanaldirektspeicherzugriffsarbitrierung. | |
EP0308056A3 (en) | Peripheral device initiated partial system reconfiguration | |
ES8506925A1 (es) | Una instalacion de memoria para equipos electronicos de tratamiento de datos. | |
JPS56164464A (en) | Parallel processing computer | |
EP0182044A3 (en) | Initialization apparatus for a data processing system with a plurality of input/output and storage controller connected to a common bus. | |
NO884489L (no) | Forbedret fluidisert-sjikt-prosess og apparatur. | |
ZA847566B (en) | Multi-processor computer central control units | |
MX168581B (es) | Aparato y metodo para proporcionar un control distribuido en una unidad de memoria principal de un sistema procesador de datos | |
FR2611972B1 (fr) | Procede d'adressage d'elements redondants d'une memoire integree et dispositif permettant de mettre en oeuvre le procede | |
FI872397A (fi) | Multiprosessorijärjestelmän hallintalaite | |
DE3852261T2 (de) | Prioritätszugriffssteuerungssystem zum Hauptspeicher für Rechner. | |
MX169110B (es) | Unidad adaptadora de ducto para sistema de procesamiento de datos digitales | |
BR8806691A (pt) | Processo para processar uma pluralidade de dados em um sistema de processamento distribuido | |
JPS6412364A (en) | System constitution control system | |
DE3680843D1 (de) | Parallele zeile pro zeile datenuebertragung in ram-speichern. | |
EP0380844A3 (en) | Method and means for interfacing a system control unit for a multi-processor system with the system main memory | |
DK155702C (da) | Datamatstyret toerfodringsanlaeg, navnlig til anvendelse i svinestalde | |
EP0120485A3 (en) | Memory system | |
JPS6428735A (en) | Interruption control system |