KR970010006B1 - Semiconductor integrated circuit and method of testing the same - Google Patents

Semiconductor integrated circuit and method of testing the same Download PDF

Info

Publication number
KR970010006B1
KR970010006B1 KR94002431A KR19940002431A KR970010006B1 KR 970010006 B1 KR970010006 B1 KR 970010006B1 KR 94002431 A KR94002431 A KR 94002431A KR 19940002431 A KR19940002431 A KR 19940002431A KR 970010006 B1 KR970010006 B1 KR 970010006B1
Authority
KR
South Korea
Prior art keywords
clock
integrated circuit
semiconductor integrated
input
test
Prior art date
Application number
KR94002431A
Other languages
English (en)
Other versions
KR940020127A (ko
Inventor
Akira Kitaguchi
Masaharu Taniguchi
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Publication of KR940020127A publication Critical patent/KR940020127A/ko
Application granted granted Critical
Publication of KR970010006B1 publication Critical patent/KR970010006B1/ko

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. by varying supply voltage
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Semiconductor Integrated Circuits (AREA)
KR94002431A 1993-02-16 1994-02-08 Semiconductor integrated circuit and method of testing the same KR970010006B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP5026613A JPH06242188A (ja) 1993-02-16 1993-02-16 半導体集積回路及びそのテスト方法
JP93-26613 1993-02-16

Publications (2)

Publication Number Publication Date
KR940020127A KR940020127A (ko) 1994-09-15
KR970010006B1 true KR970010006B1 (en) 1997-06-20

Family

ID=12198346

Family Applications (1)

Application Number Title Priority Date Filing Date
KR94002431A KR970010006B1 (en) 1993-02-16 1994-02-08 Semiconductor integrated circuit and method of testing the same

Country Status (4)

Country Link
US (1) US5453993A (ko)
JP (1) JPH06242188A (ko)
KR (1) KR970010006B1 (ko)
DE (1) DE4404445C2 (ko)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3193810B2 (ja) * 1993-08-31 2001-07-30 富士通株式会社 不揮発性半導体記憶装置及びその試験方法
US6055658A (en) * 1995-10-02 2000-04-25 International Business Machines Corporation Apparatus and method for testing high speed components using low speed test apparatus
US5793777A (en) * 1996-04-19 1998-08-11 International Business Machines Corporation System and method for testing internal nodes of an integrated circuit at any predetermined machine cycle
US5805611A (en) * 1996-12-26 1998-09-08 Stmicroelectronics, Inc. Method and apparatus for testing high-frequency integrated circuits using a lower-frequency tester
US5757705A (en) * 1997-01-22 1998-05-26 Micron Technology, Inc. SDRAM clocking test mode
KR100222970B1 (ko) * 1997-01-29 1999-10-01 윤종용 전자장치의 테스트모드 수행방법
US5955890A (en) * 1997-10-31 1999-09-21 Credence Systems Corporation Backmatch resistor structure for an integrated circuit tester
EP0953892A1 (en) * 1998-04-29 1999-11-03 Lsi Logic Corporation Method of providing clock signals to load circuits in an ASIC device
US6489819B1 (en) 1998-10-27 2002-12-03 Mitsubishi Denki Kabushiki Kaisha Clock synchronous semiconductor memory device allowing testing by low speed tester
JP3395773B2 (ja) * 2000-03-16 2003-04-14 セイコーエプソン株式会社 半導体装置
US6400188B1 (en) * 2000-06-30 2002-06-04 Cypress Semiconductor Corp. Test mode clock multiplication
US6675312B1 (en) 2000-06-30 2004-01-06 Cypress Semiconductor Corp. Majority vote circuit for test mode clock multiplication
KR100422354B1 (ko) * 2001-08-24 2004-03-11 주식회사 하이닉스반도체 반도체 장치의 테스트 회로
DE10200898B4 (de) * 2002-01-11 2004-12-09 Infineon Technologies Ag Integrierte Schaltung und Verfahren zum Betrieb einer integrierten Schaltung
US6917215B2 (en) 2002-08-30 2005-07-12 Matsushita Electric Industrial Co., Ltd. Semiconductor integrated circuit and memory test method
US7295028B2 (en) * 2002-08-30 2007-11-13 Matsushita Electric Industrial Co., Ltd. Semiconductor integrated circuit and memory test method
US7230981B2 (en) * 2003-05-09 2007-06-12 Stmicroelectronics, Inc. Integrated data jitter generator for the testing of high-speed serial interfaces
US20060068054A1 (en) * 2004-09-30 2006-03-30 Kevin Gearhardt Technique for high-speed TDF testing on low cost testers using on-chip or off-chip circuitry for RapidChip and ASIC devices
JP2006170894A (ja) 2004-12-17 2006-06-29 Nec Electronics Corp 半導体装置およびクロック生成装置
US7305598B1 (en) * 2005-03-25 2007-12-04 Amit Sanghani Test clock generation for higher-speed testing of a semiconductor device
US20060248417A1 (en) * 2005-04-28 2006-11-02 International Business Machines Corporation Clock control circuit for test that facilitates an at speed structural test
US9395414B2 (en) 2012-12-28 2016-07-19 Nvidia Corporation System for reducing peak power during scan shift at the local level for scan based tests
US9222981B2 (en) 2012-12-28 2015-12-29 Nvidia Corporation Global low power capture scheme for cores
US9377510B2 (en) 2012-12-28 2016-06-28 Nvidia Corporation System for reducing peak power during scan shift at the global level for scan based tests

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
UST924006I4 (en) * 1973-10-03 1974-07-02 Functional test method for asynchronous sequential circuits
US3931506A (en) * 1974-12-30 1976-01-06 Zehntel, Inc. Programmable tester
US4070565A (en) * 1976-08-18 1978-01-24 Zehntel, Inc. Programmable tester method and apparatus
US4122995A (en) * 1977-08-02 1978-10-31 Burroughs Corporation Asynchronous digital circuit testing system
DE2943552A1 (de) * 1979-10-27 1981-05-21 Deutsche Itt Industries Gmbh, 7800 Freiburg Monolithisch integrierte schaltung
DE3104121A1 (de) * 1981-02-06 1982-09-02 Robert Bosch Gmbh, 7000 Stuttgart Verfahren und vorrichtung zur fruehen erkennung von halbleiterausfaellen
JPS6279379A (ja) * 1985-10-02 1987-04-11 Ando Electric Co Ltd タイミング信号発生装置
DE3638458A1 (de) * 1986-11-11 1988-05-26 Schlumberger Messgeraete Gmbh Schaltungsanordnung zum bestimmen des frequenzverhaltens eines prueflings
US4855681A (en) * 1987-06-08 1989-08-08 International Business Machines Corporation Timing generator for generating a multiplicty of timing signals having selectable pulse positions
GB2214314B (en) * 1988-01-07 1992-01-02 Genrad Ltd Automatic circuit tester
US5012180A (en) * 1988-05-17 1991-04-30 Zilog, Inc. System for testing internal nodes
US4929889A (en) * 1988-06-13 1990-05-29 Digital Equipment Corporation Data path chip test architecture
US5095483A (en) * 1989-04-28 1992-03-10 International Business Machines Corporation Signature analysis in physical modeling
JPH03170885A (ja) * 1989-11-30 1991-07-24 Ando Electric Co Ltd Ｄｃ測定部と複数のｄｕｔとの順次接続回路
US5198759A (en) * 1990-11-27 1993-03-30 Alcatel N.V. Test apparatus and method for testing digital system
IT1244205B (it) * 1990-12-19 1994-07-08 Sgs Thomson Microelectronics Circuito di generazione di un clock di scansione in un dispositivo di analisi operativa di tipo seriale per circuito integrato
JPH0499851U (ko) * 1991-02-07 1992-08-28

Also Published As

Publication number Publication date
JPH06242188A (ja) 1994-09-02
KR940020127A (ko) 1994-09-15
US5453993A (en) 1995-09-26
DE4404445C2 (de) 2000-08-10
DE4404445A1 (de) 1994-08-18

Similar Documents

Publication Publication Date Title
KR970010006B1 (en) Semiconductor integrated circuit and method of testing the same
KR950033511A (ko) 장치의 경계-탐색 포트를 사용해서 그 장치를 부분 · 탐색 검사하는 방법
TW200801550A (en) IC testing methods and apparatus
KR960008341A (ko) 반도체 집적회로 및 검사 방법
MY124258A (en) Method of testing electronic components and testing apparatus for electronic components
KR860006837A (ko) 내부회로 검사용 검사회로를 갖는 반도체 집적회로
TW346540B (en) Test method of integrated circuit devices by using a dual edge clock technique
KR910012749A (ko) 클럭 버스트를 이용하는 집적회로 시험방법 및 장치
MY130533A (en) Controllable and testable oscillator apparatus for an integrated circuit
US7131041B2 (en) Semiconductor integrated circuit device and device for testing same
EP0330841A3 (en) Logic circuit with a test function
EP0903755A3 (en) Ciruit and method to externally adjust internal circuit timing
US6275081B1 (en) Gated clock flip-flops
DE69434129D1 (de) Prüfvorrichtung für eine integrierte schaltung
WO2004042786A3 (en) High-frequency scan testability with low-speed testers
TW290646B (en) Method and apparatus for output deselecting of data during test
DE3469067D1 (en) Method and circuit for oscillation prevention during testing of integrated circuit logic chips
DE69430344D1 (de) Synchronizierungsvorrichtung asynchroner Schaltungen für Überprüfungsoperationen
US20040049721A1 (en) Method and apparatus for improving testability of I/O driver/receivers
KR950005209B1 (ko) 마이크로 프로세서의 ac 스페시피케이션 측정 방법
TW368623B (en) Semiconductor integrated circuit device
MY122055A (en) Method of testing integrated circuits
JPS5629177A (en) Semiconductor integrated circuit device
JPS6443773A (en) Propagation delay testing method for logic circuit
US6988207B2 (en) Scan insertion testing of ASICs

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20000614

Year of fee payment: 4

LAPS Lapse due to unpaid annual fee