KR960005896A - 박막트랜지스터 제조방법 - Google Patents
박막트랜지스터 제조방법 Download PDFInfo
- Publication number
- KR960005896A KR960005896A KR1019940017688A KR19940017688A KR960005896A KR 960005896 A KR960005896 A KR 960005896A KR 1019940017688 A KR1019940017688 A KR 1019940017688A KR 19940017688 A KR19940017688 A KR 19940017688A KR 960005896 A KR960005896 A KR 960005896A
- Authority
- KR
- South Korea
- Prior art keywords
- gate electrode
- insulating film
- forming
- polysilicon layer
- ion implantation
- Prior art date
Links
- 239000010409 thin film Substances 0.000 title claims abstract description 7
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 6
- 238000000034 method Methods 0.000 claims abstract description 9
- 239000010408 film Substances 0.000 claims abstract 16
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract 9
- 229920005591 polysilicon Polymers 0.000 claims abstract 9
- 238000005468 ion implantation Methods 0.000 claims abstract 7
- 239000000758 substrate Substances 0.000 claims abstract 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract 2
- 229910052710 silicon Inorganic materials 0.000 claims abstract 2
- 239000010703 silicon Substances 0.000 claims abstract 2
- 238000001039 wet etching Methods 0.000 claims 2
- 238000001312 dry etching Methods 0.000 claims 1
- 238000005530 etching Methods 0.000 claims 1
- 239000000463 material Substances 0.000 claims 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/6675—Amorphous silicon or polysilicon transistors
- H01L29/66765—Lateral single gate single channel transistors with inverted structure, i.e. the channel layer is formed after the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
- H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
- H01L29/78621—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile
- H01L29/78624—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile the source and the drain regions being asymmetrical
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78642—Vertical transistors
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/15—Silicon on sapphire SOS
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Thin Film Transistor (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
본 발명은 박막트랜지스터 제조방법에 관한 것으로, 박막트랜지스터의 채널길이를 증가시키고 오프셋영역과 소오스 및 드레인영역을 셀프얼라인 형성시키기 위한 것이다.
본 발명은 기판상에 형성된 절연막상부에 게이트전극을 형성하는 공정과, 상기 게이트전극의 양측 하부의 상기 절연막을 언더컷하는 공정, 게이트전극 전표면에 게이트절연막을 형성하는 공정, 결과물 전면에 바디실리콘층을 형성하는 공정, 상기 바디폴리실리콘층에 저농도 이온주입을 행하는 공정, 및 상기 바디폴리실리콘층에 소정의 각도로 경사 이온주입을 고농도로 행하는 공정을 포함하여 이루어진 박막트랜지스터 제조방법을 제공한다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제3도는 본 발명의 일실시예에 의한 박막트랜지스터 제조방법을 도시한 공정순서도.
제4도는 본 발명의 다른 실시예에 의한 박막트랜지스터 제조방법을 도시한 공정순서도.
Claims (5)
- 기판상에 형성된 절연막상부에 게에트전극을 형성하는 공정과, 상기 게이트전극의 양측 하부의 상기 절연막을 언더컷하는 공정, 게이트전극 전표면에 게이트절연막을 형성하는 공정, 결과물 전면에 바디폴리실리콘층을 형성하는 공정, 상기 바디폴리실리콘층에 저농도 이온주입을 행하는 공정 및 상기 바디폴리실콘층에 소정의 각도로 경사 이온주입을 고농도로 행하는 공정을 포함하여 이루어진 것을 특징으로 하는 박막트랜지스터 제조방법.
- 제1항에 있어서, 상기 게이트전극의 양측 하부의 상기 절연막을 언더컷하는 공정은 상기 게이트전극을 마스크로 하여 상기 절연막을 건식식각하고 습식식각하는 것임을 특징으로 하는 박막트랜지스터 제조방법.
- 제1항에 있어서, 상기 바디폴리실리콘층에 소정의 각도로 경사 이온주입을 고농도로 행하는 공정에 의해 오프셋영역과 소오스 및 드레인영역이 셀프얼라인 형성되는 것을 특징으로 하는 박막트랜지스터 제조방법.
- 기판상에 형성된 절연막상부에 게이트전극을 형성하는 공정과, 상기 게이트전극의 일측 하부의 상기 절연막을 언더컷하는 공정, 게이트전극 전표면에 게이트절연막을 형성하는 공정, 결과물 전면에 바디폴리실리콘층을 형성하는 공정, 상기 바디폴리실콘층에 저농도 이온주입을 행하는 공정, 상기 바디폴리실콘층 상부에 소정의 마스크층을 형성하여 소오스 및 드레인 영역이 형성될 부분만을 선택적으로 노출시키는 공정 및 상기 노출된 바디폴리실리콘층부위에 고농도 이온주입을 행하여 소오스 및 드레인영역을 형성하는 공정을 포함하여 이루어진 것을 특징으로 하는 박막트랜지스터 제조방법.
- 제4항에 있어서, 상기 게이트전극의 일측 하부의 상기 절연막을 언더컷하는 공정은 게이트전극이 형성된 절연막상에 상기 절연막과 동일한 물질의 절연막을 형성하고, 상기 게이트전극 상부에 형성된 절연막을 선택적으로 식각하여 게이트전극 일측부위에만 남긴 후, 게이트전극 하부의 절연막 및 게이트전극 상부에 형성된 절연막을 습식식각함으로써 이루어지는 것을 특징으로 하는 박막트랜지스터 제조방법.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019940017688A KR0132490B1 (ko) | 1994-07-21 | 1994-07-21 | 박막트랜지스터 제조방법 |
US08/504,688 US5547883A (en) | 1994-07-21 | 1995-07-20 | Method for fabricating thin film transistor |
JP7206730A JP2707433B2 (ja) | 1994-07-21 | 1995-07-21 | 薄膜トランジスタの製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019940017688A KR0132490B1 (ko) | 1994-07-21 | 1994-07-21 | 박막트랜지스터 제조방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR960005896A true KR960005896A (ko) | 1996-02-23 |
KR0132490B1 KR0132490B1 (ko) | 1998-04-16 |
Family
ID=19388537
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019940017688A KR0132490B1 (ko) | 1994-07-21 | 1994-07-21 | 박막트랜지스터 제조방법 |
Country Status (3)
Country | Link |
---|---|
US (1) | US5547883A (ko) |
JP (1) | JP2707433B2 (ko) |
KR (1) | KR0132490B1 (ko) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100460704B1 (ko) * | 1996-12-30 | 2005-01-27 | 주식회사 하이닉스반도체 | 에스램의바텀게이트형박막트랜지스터제조방법 |
Families Citing this family (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6906383B1 (en) * | 1994-07-14 | 2005-06-14 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method of manufacture thereof |
US6773971B1 (en) | 1994-07-14 | 2004-08-10 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing a semiconductor device having lightly-doped drain (LDD) regions |
US5668018A (en) * | 1995-06-07 | 1997-09-16 | International Business Machines Corporation | Method for defining a region on a wall of a semiconductor structure |
US5640023A (en) * | 1995-08-31 | 1997-06-17 | Sgs-Thomson Microelectronics, Inc. | Spacer-type thin-film polysilicon transistor for low-power memory devices |
KR100253385B1 (ko) * | 1997-12-22 | 2000-05-01 | 김영환 | 반도체 소자의 배선형성 방법 |
KR100489588B1 (ko) * | 1997-12-29 | 2005-09-15 | 주식회사 하이닉스반도체 | 탑게이트형박막트랜지스터의제조방법 |
KR100298438B1 (ko) | 1998-01-26 | 2001-08-07 | 김영환 | 박막트랜지스터및이의제조방법 |
US6509219B2 (en) | 2001-03-19 | 2003-01-21 | International Business Machines Corporation | Fabrication of notched gates by passivating partially etched gate sidewalls and then using an isotropic etch |
US6528363B2 (en) | 2001-03-19 | 2003-03-04 | International Business Machines Corporation | Fabrication of notched gates by passivating partially etched gate sidewalls and then using an isotropic etch |
US6541320B2 (en) | 2001-08-10 | 2003-04-01 | International Business Machines Corporation | Method to controllably form notched polysilicon gate structures |
US6828202B1 (en) * | 2002-10-01 | 2004-12-07 | T-Ram, Inc. | Semiconductor region self-aligned with ion implant shadowing |
US7365361B2 (en) * | 2003-07-23 | 2008-04-29 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
KR100568445B1 (ko) * | 2003-08-14 | 2006-04-07 | 삼성전자주식회사 | 부분 소노스 형 게이트 구조체를 제조하는 방법 및 그것을갖는 비휘발성 메모리 셀 제조 방법 |
US8803203B2 (en) * | 2010-02-26 | 2014-08-12 | Eastman Kodak Company | Transistor including reentrant profile |
US7923313B1 (en) * | 2010-02-26 | 2011-04-12 | Eastman Kodak Company | Method of making transistor including reentrant profile |
JP2011228650A (ja) | 2010-03-31 | 2011-11-10 | Semiconductor Energy Lab Co Ltd | 半導体基板の作製方法及び半導体装置の作製方法 |
US8492769B2 (en) * | 2011-01-07 | 2013-07-23 | Eastman Kodak Company | Transistor including multi-layer reentrant profile |
CN103314445B (zh) * | 2011-01-07 | 2016-03-30 | 柯达公司 | 包含多重凹入外形的晶体管 |
US8946070B2 (en) | 2013-06-19 | 2015-02-03 | Eastman Kodak Company | Four terminal transistor fabrication |
US20140374806A1 (en) * | 2013-06-19 | 2014-12-25 | Lee W. Tutt | Four terminal transistor |
US9236486B2 (en) * | 2014-03-06 | 2016-01-12 | Eastman Kodak Company | Offset independently operable VTFT electrodes |
US9443887B1 (en) * | 2015-06-12 | 2016-09-13 | Eastman Kodak Company | Vertical and planar TFTS on common substrate |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5019525A (en) * | 1987-08-18 | 1991-05-28 | Texas Instruments Incorporated | Method for forming a horizontal self-aligned transistor |
US5177661A (en) * | 1989-01-13 | 1993-01-05 | Kopin Corporation | SOI diaphgram sensor |
US5039621A (en) * | 1990-06-08 | 1991-08-13 | Texas Instruments Incorporated | Semiconductor over insulator mesa and method of forming the same |
JPH05299435A (ja) * | 1991-03-27 | 1993-11-12 | Semiconductor Energy Lab Co Ltd | 絶縁ゲイト型電界効果トランジスタの作製方法 |
JP2602132B2 (ja) * | 1991-08-09 | 1997-04-23 | 三菱電機株式会社 | 薄膜電界効果素子およびその製造方法 |
US5158901A (en) * | 1991-09-30 | 1992-10-27 | Motorola, Inc. | Field effect transistor having control and current electrodes positioned at a planar elevated surface and method of formation |
US5214295A (en) * | 1992-01-28 | 1993-05-25 | Micron Technology, Inc. | Thin film field effect transistor, CMOS inverter, and methods of forming thin film field effect transistors and CMOS inverters |
KR960012583B1 (en) * | 1993-06-21 | 1996-09-23 | Lg Semicon Co Ltd | Tft (thin film transistor )and the method of manufacturing the same |
US5334862A (en) * | 1993-08-10 | 1994-08-02 | Micron Semiconductor, Inc. | Thin film transistor (TFT) loads formed in recessed plugs |
-
1994
- 1994-07-21 KR KR1019940017688A patent/KR0132490B1/ko not_active IP Right Cessation
-
1995
- 1995-07-20 US US08/504,688 patent/US5547883A/en not_active Expired - Lifetime
- 1995-07-21 JP JP7206730A patent/JP2707433B2/ja not_active Expired - Fee Related
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100460704B1 (ko) * | 1996-12-30 | 2005-01-27 | 주식회사 하이닉스반도체 | 에스램의바텀게이트형박막트랜지스터제조방법 |
Also Published As
Publication number | Publication date |
---|---|
JPH0846215A (ja) | 1996-02-16 |
KR0132490B1 (ko) | 1998-04-16 |
JP2707433B2 (ja) | 1998-01-28 |
US5547883A (en) | 1996-08-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR960005896A (ko) | 박막트랜지스터 제조방법 | |
KR960012564A (ko) | 박막 트랜지스터 및 그 형성방법 | |
KR940027104A (ko) | 트랜지스터 제조방법 | |
KR960024604A (ko) | 이중 채널 박막트랜지스터 및 그 제조방법 | |
KR970054487A (ko) | Mos 트랜지스터 및 그의 제조방법 | |
KR940020594A (ko) | 에스오아이(SOI : silicon on insulator) 구조의 반도체 장치 제조방법 | |
KR970054431A (ko) | 모스 트랜지스터 및 그 제조방법 | |
KR960019769A (ko) | 박막트랜지스터 및 그 제조방법 | |
KR950034828A (ko) | 구리전극을 적용하는 모스 트랜지스터의 제조방법 및 게이트 구조 | |
KR970003685A (ko) | 모스 전계 효과 트랜지스터의 제조 방법 | |
KR930017190A (ko) | 반도체 기억장치 및 그의 제조방법 | |
KR960009218A (ko) | 소이(soi) 구조의 모스 트랜지스터 및 그 제조방법 | |
KR960026450A (ko) | 반도체 소자의 mosfet 제조 방법 | |
KR940010387A (ko) | 반도체 소자 제조방법 | |
KR970054268A (ko) | 반도체 에스 오 아이 소자의 제조방법 | |
KR970053105A (ko) | 반도체 소자의 제조방법 | |
KR970054258A (ko) | 박막트랜지스터 제조방법 | |
KR980005881A (ko) | 반도체 소자의 제조방법 | |
KR910010630A (ko) | 실리사이드로 구성된 게이트 전극 형성방법 | |
KR960039443A (ko) | 비휘발성 반도체 메모리장치 및 그 제조방법 | |
KR950030279A (ko) | 반도체소자 및 그 제조방법 | |
KR970054256A (ko) | 박막 트랜지스터 및 그 제조 방법 | |
KR880014571A (ko) | 불휘발성 반도체 메모리 장치 및 제조방법 | |
KR950004565A (ko) | 다결정 실리콘 박막 트랜지스터와 그 제조 방법 | |
KR950012645A (ko) | 반도체 장치의 박막 트랜지스터 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20111121 Year of fee payment: 15 |
|
FPAY | Annual fee payment |
Payment date: 20121121 Year of fee payment: 16 |
|
LAPS | Lapse due to unpaid annual fee |