KR950701396A - 집적 회로 다이의 땜납 범핑(solder bumping of integrated circuit die) - Google Patents
집적 회로 다이의 땜납 범핑(solder bumping of integrated circuit die)Info
- Publication number
- KR950701396A KR950701396A KR1019940703890A KR19940703890A KR950701396A KR 950701396 A KR950701396 A KR 950701396A KR 1019940703890 A KR1019940703890 A KR 1019940703890A KR 19940703890 A KR19940703890 A KR 19940703890A KR 950701396 A KR950701396 A KR 950701396A
- Authority
- KR
- South Korea
- Prior art keywords
- solder
- bond pad
- integrated circuit
- circuit die
- terminal
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3457—Solder materials or compositions; Methods of application thereof
- H05K3/3478—Applying solder preforms; Transferring prefabricated solder patterns
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3457—Solder materials or compositions; Methods of application thereof
- H05K3/3463—Solder compositions in relation to features of the printed circuit board or the mounting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/1012—Auxiliary members for bump connectors, e.g. spacers
- H01L2224/10122—Auxiliary members for bump connectors, e.g. spacers being formed on the semiconductor or solid-state body to be connected
- H01L2224/10145—Flow barriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13024—Disposition the bump connector being disposed on a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01049—Indium [In]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49144—Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49147—Assembling terminal to base
- Y10T29/49149—Assembling terminal to base by metal fusion bonding
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
Abstract
직접회로 다이 상에 땜납 범프를 형성하기 위한 방법은 구리 입자들과 중합체 바인더로 이루어진 전기적으로 도전성이고, 땜납-습윤성인 합성 물질로 형성된 단자(12)를 사용한다. 단자는 다이 상의 표면안정화층(20)위에 있는 본드패드(24) 및 금속 접촉부(16)에 본드 패드를 접속시키는 런너 섹션(26)을 포함한다. 단자를 예를 들면, 스크린 인쇄에 의해 잉크로서 다이에 인가된 후에 범프를 형성하기 위해 땜납 합금의 본체가 본드 패드와 접촉되어 리플로우된다. 단자용의 양호한 물질은 은도금된 구리 입자들 및 레졸형 페놀 바이더로 이루어진다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명에 따라 형성된 단자를 보여주는 집적회로 다이의 부분 평면도,
제2도는 선2-2를 따라 화살표 방향으로 절취된, 제1도의 다이의 단면도.
Claims (13)
- 기판, 기판위에 있는 표면안정화층 및 표면안정화층 내의 개구를 통해 노출되는 급속 접촉부를 포함하는 집적 회로 다이 상에 땜납 범프를 형성하는 방법에 있어서, 상기 금속 접촉부로부터 멀리 떨어져 상기 표면안정화층 위에 있는 본드 패드 및 전기 신호를 도전시키기 위해 본드 패드와 금속 점촉부 사이에 연장되어 있는 런너 섹션을 포함하고, 구리 입자들 및 중합체 바인더로 이루어진 전기적 도전성이고 땜납-습윤성인 합성 물질로 형셩되는 단자를 상기 집적회로 다이 상에 형성하는 단계, 및 본드 패드에 접착된 땝납 범프를 형성하도록 땜납 금속을 리플로우하기 위해 본드 패드와 접촉하여 땜납 물질을 가열 및 냉각하는 단계를 포함하는 것을 특징으로 하는 집적 회로 다이 상에 땜납 범프를 형성하는 방법.
- 제1항에 있어서, 상기 구리 입자들이 은 코팅을 포함하는 것을 특징으로 하는 집적회로 다이 상에 땜납 펌프를 형성하는 방법.
- 제1항에 있어서, 상기 바인더가 레졸형 페놀계 수지로 이루어지는 것을 특징으로 하는 집적회로 다이상에 땜납 범프를 형성하는 방법.
- 기판, 기판위에 놓이고 유전체 중합체 물질로 형성된 표면안정화층 및 표면 안정화층 내의 개구를 통해 노출되는 금속 접촉부를 포함하는 집적회로 다이 상에 땜납 범프를 형성하는 방법에 있어서, 최소한 70중량%의 구리 입자들과 레졸형 페놀계 수지 및 기화가능한 용매를 포함하는 매질을 포함하는 구리 파우더 잉크를, 급속 접촉부로부터 떨어져 표면안정화층 위에 겹쳐져 놓인 본드 패드 및 본드 패드와 금속 접촉부사이에 연장되어 있는 런너를 포함하는 단자에 대응하는 패턴으로 집적 회로 다이 상에 인쇄하는 단계, 상기 인쇄 단계에 후속하여 전기적으로 도전성이고 땜납-습윤성인 단자를 형성하도록 단일 막 내에 구리 입자들을 접착시키기 위해 잉크를 건조시키고 경화시키는 단계, 및 본드 패드에 접착된 땜납 범플을 형성하도록 땜납 금속을 리플로우하기위해 본드 패드와 접촉하여 땜납 합금의 본체를 가열 및 냉각하는 단계를 포함하는 것을 특징으로 하는 집적회로 다이 상에 땜납 범프를 형성하는 방법.
- 제4항에 있어서, 상기 구리 입자들이 은 코팅을 포함하는 것을 특징으로 하는직접회로 다이 상에 땜납 범프를 형성하는 방법.
- 제4항에 있어서, 본드 패드에 땜납 합금을 포함시키기 위한 범프를 형성하기 전에, 단라 런저 섹션에 땜납 레지스터를 인가하는 단계를 더 포함하는 것을 특징으로 하는 직접 회로 다이 상에 땜납 범프를 형성하는 방법.
- 제4항에 있어서, 상기 단자가 직경을 갖는 일반적인 원형 본드 패드 및 본드 패드에 인접한 선형 섹션을 갖고 직경보다 작은 폭을 갖는 런너를 포함하는 것을 특징으로 하는 직접회로 다이 상에 땜납 펌프를 형성하는 방법.
- 기판, 기판위에 놓이고 유전체 중합체 물질로 형성된 표면안정화층 및 표면 안정화층 내의 개구를 통해 노출되는 알루미늄 접촉부를 포함하는 집적회로 다이 상에 땜납 범프를 형성하는 방법에 있어서, 최소한 70중량%의 은도금된 구리 입자들과 레졸형 페놀계 수지 및 기화가능한 용매를 포함하는 매질을 포함하는 구리 파우더 잉크를, 알루미늄 금속 접촉부로부터 떨어져 표면안정화층 위에 겹쳐져 놓인 본드 패드 및 본드 패드와 금속 접촉부사이에 연장되어 있는 런너를 포함하는 단자에 대응하는 패턴으로 집적 회로 다이 상에 인쇄하는 단계, 상기 인쇄 단계에 후속하여 전기적으로 도전성이고 땜납-습윤성인 단자를 형성하도록 단일 막 내에 은도금된 구리 입자들을 접착시키기 위해 잉크를 건조시키고 경화시키는 단계, 및 본드 패드에 접착된 땜납 범플을 형성하도록 땜납 금속을 리플로우하기위해 본드 패드와 접촉하여 땜납 합금의 본체를 가열 및 냉각하는 단계를 포함하는 것을 특징으로 하는 집적회로 다이 상에 땜납 범프를 형성하는 방법.
- 제8항에 있어서, 본드 패드에 땜납 합금을 포함시키기 위한 펌프를 형성하기 전에, 단자 런너 섹션에 땜납 레지스터를 인가하는 단계를 더 포함하는 것을 특징을 하는 집적회로 다이 상에 땜납 범프를 형성하는 방법.
- 제8항에 있어서, 상기 단자가 직경을 갖는 일반적인 원형 본드 패트 및 본드 패드에 인접한 선형 섹션을 갖고 직경보다 작은 폭을 갖는 런너를 포함하는 것을 특지응로 하는 집적회로 다이 상에 땜납 범프를 형성하는 방법.
- 제8항에 있어서, 상기 땜납 합금이 주석 및 납을 포함하는 것을 특징으로 하는 집적회로 다이 상에 땜납 범프를 형성하는 방법.
- 기판, 기판위에 겹쳐있고, 땜납 금속애 의해 습윤되지 않는 물질로 형서되고 개구부를 한정하는 표면안정화층, 상기 개구를 통해 노출되는 금속 접촉부, 구리입자들 및 중합체 바인더를 포함하는 전기적으로 도전성이고 땜납-습윤성인 물질로 형성되고, 금속 접촉부로부터 떠렁져 상기 표면안정화층 위체 겹쳐 있는 본드 패드 및 본드 패드로부터 연장되고 있고 본드 패드와 금속 접촉부 사이에서 전기 신호들을 도전시키기 위해 금속 접촉부에 접속되어 있는 런너 섹션을 포함하는 단자, 및 본드 패드에 접착되는 땜납 범프를 포함하는 것을 특징으로 하는 땜납-범프된 집적회로다이.
- 실리콘 기판, 실리코 기판위에 겹쳐있고, 땜납 금속에 의해 습윤되지 않는 유전체 중합체로 형성되고 개구부를 한정하는 표면안정화층, 상기 개구를 통해 노출되는 상기 실리콘 기판상의 알루미늄 금속접촉부 은도금된 구리입자들 및 레졸형 페놀계 수지 바인더를 포함하는 전기적으로 도전성이고 땜납-습윤성이 물질로 형성되고, 알루미늄 금속 접촉부로부터 떨어져 상기 표면안정화층 위에 겹쳐있는 본드 패드 및 본드 패드로부터 연장되어 있고 본드 패드와 알루미늄 금속 접촉부 사이에서 전기 신호들을 도전시키기 위해 알루미늄 금속 접촉부에 접속되어 있는 런너 섹션을 포함하는 단자, 및 본드 패드에 접착되는 땜납 범프를 포함하는 것을 특징으로 하는 땜납-범프된 직접 회로 다이.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/876,147 | 1992-04-30 | ||
US07/876,147 US5281684A (en) | 1992-04-30 | 1992-04-30 | Solder bumping of integrated circuit die |
PCT/US1993/003731 WO1993022475A1 (en) | 1992-04-30 | 1993-04-21 | Solder bumping of integrated circuit die |
Publications (1)
Publication Number | Publication Date |
---|---|
KR950701396A true KR950701396A (ko) | 1995-03-23 |
Family
ID=25367083
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019940703890A KR950701396A (ko) | 1992-04-30 | 1993-04-21 | 집적 회로 다이의 땜납 범핑(solder bumping of integrated circuit die) |
Country Status (6)
Country | Link |
---|---|
US (2) | US5281684A (ko) |
EP (1) | EP0640151B1 (ko) |
JP (1) | JPH07506462A (ko) |
KR (1) | KR950701396A (ko) |
DE (1) | DE69312709T2 (ko) |
WO (1) | WO1993022475A1 (ko) |
Families Citing this family (76)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5281772A (en) * | 1991-10-28 | 1994-01-25 | Delco Electronics Corporation | Electrical connector having energy-formed solder stops and methods of making and using the same |
US5428249A (en) * | 1992-07-15 | 1995-06-27 | Canon Kabushiki Kaisha | Photovoltaic device with improved collector electrode |
JP3057130B2 (ja) * | 1993-02-18 | 2000-06-26 | 三菱電機株式会社 | 樹脂封止型半導体パッケージおよびその製造方法 |
JPH07207185A (ja) * | 1994-01-21 | 1995-08-08 | Kawazumi Gijutsu Kenkyusho:Kk | 被覆パラジウム微粉末および導電性ペースト |
US5615824A (en) * | 1994-06-07 | 1997-04-01 | Tessera, Inc. | Soldering with resilient contacts |
US5802699A (en) * | 1994-06-07 | 1998-09-08 | Tessera, Inc. | Methods of assembling microelectronic assembly with socket for engaging bump leads |
US5632631A (en) * | 1994-06-07 | 1997-05-27 | Tessera, Inc. | Microelectronic contacts with asperities and methods of making same |
US5983492A (en) | 1996-11-27 | 1999-11-16 | Tessera, Inc. | Low profile socket for microelectronic components and method for making the same |
JP2792532B2 (ja) * | 1994-09-30 | 1998-09-03 | 日本電気株式会社 | 半導体装置の製造方法及び半導体ウエハー |
US6826827B1 (en) * | 1994-12-29 | 2004-12-07 | Tessera, Inc. | Forming conductive posts by selective removal of conductive material |
US6204074B1 (en) | 1995-01-09 | 2001-03-20 | International Business Machines Corporation | Chip design process for wire bond and flip-chip package |
US5517127A (en) * | 1995-01-09 | 1996-05-14 | International Business Machines Corporation | Additive structure and method for testing semiconductor wire bond dies |
JP3362545B2 (ja) * | 1995-03-09 | 2003-01-07 | ソニー株式会社 | 半導体装置の製造方法 |
JPH09107048A (ja) * | 1995-03-30 | 1997-04-22 | Mitsubishi Electric Corp | 半導体パッケージ |
US6388203B1 (en) | 1995-04-04 | 2002-05-14 | Unitive International Limited | Controlled-shaped solder reservoirs for increasing the volume of solder bumps, and structures formed thereby |
CN1179412C (zh) * | 1995-04-05 | 2004-12-08 | 统一国际有限公司 | 具有伸长部分和展宽部分的焊料结构及其形成方法 |
TW336371B (en) * | 1995-07-13 | 1998-07-11 | Motorola Inc | Method for forming bumps on a substrate the invention relates to a method for forming bumps on a substrate |
US5699613A (en) * | 1995-09-25 | 1997-12-23 | International Business Machines Corporation | Fine dimension stacked vias for a multiple layer circuit board structure |
US5844317A (en) * | 1995-12-21 | 1998-12-01 | International Business Machines Corporation | Consolidated chip design for wire bond and flip-chip package technologies |
US5851911A (en) * | 1996-03-07 | 1998-12-22 | Micron Technology, Inc. | Mask repattern process |
CN1095623C (zh) * | 1996-04-18 | 2002-12-04 | 国际商业机器公司 | 用于含铜金属的复合涂料组合物 |
FR2748602B1 (fr) * | 1996-05-07 | 1998-08-21 | Solaic Sa | Circuit integre comportant des plots de connexion debouchant sur une face |
US5793116A (en) * | 1996-05-29 | 1998-08-11 | Mcnc | Microelectronic packaging using arched solder columns |
US5902686A (en) * | 1996-11-21 | 1999-05-11 | Mcnc | Methods for forming an intermetallic region between a solder bump and an under bump metallurgy layer and related structures |
JP3335575B2 (ja) * | 1997-06-06 | 2002-10-21 | 松下電器産業株式会社 | 半導体装置およびその製造方法 |
EP0899787A3 (en) * | 1997-07-25 | 2001-05-16 | Mcnc | Controlled-shaped solder reservoirs for increasing the volume of solder bumps, and structurs formed thereby |
US5990472A (en) * | 1997-09-29 | 1999-11-23 | Mcnc | Microelectronic radiation detectors for detecting and emitting radiation signals |
US6441487B2 (en) * | 1997-10-20 | 2002-08-27 | Flip Chip Technologies, L.L.C. | Chip scale package using large ductile solder balls |
US6303988B1 (en) * | 1998-04-22 | 2001-10-16 | Packard Hughes Interconnect Company | Wafer scale burn-in socket |
US6903451B1 (en) * | 1998-08-28 | 2005-06-07 | Samsung Electronics Co., Ltd. | Chip scale packages manufactured at wafer level |
US6011314A (en) * | 1999-02-01 | 2000-01-04 | Hewlett-Packard Company | Redistribution layer and under bump material structure for converting periphery conductive pads to an array of solder bumps |
US6544880B1 (en) * | 1999-06-14 | 2003-04-08 | Micron Technology, Inc. | Method of improving copper interconnects of semiconductor devices for bonding |
US6130479A (en) | 1999-08-02 | 2000-10-10 | International Business Machines Corporation | Nickel alloy films for reduced intermetallic formation in solder |
AU742589B2 (en) * | 2000-05-23 | 2002-01-10 | Evergrand Holdings Ltd. | Method for mounting a semiconductor chip on a substrate, and semiconductor device adapted for mounting on substrate |
EP1162654A1 (en) * | 2000-06-06 | 2001-12-12 | I-Ming Chen | Method for mounting a semiconductor chip on a substrate, and semiconductor device adapted for mounting on a substrate |
US6569753B1 (en) * | 2000-06-08 | 2003-05-27 | Micron Technology, Inc. | Collar positionable about a periphery of a contact pad and around a conductive structure secured to the contact pads, semiconductor device components including same, and methods for fabricating same |
US6201305B1 (en) * | 2000-06-09 | 2001-03-13 | Amkor Technology, Inc. | Making solder ball mounting pads on substrates |
JP2002141576A (ja) * | 2000-11-02 | 2002-05-17 | Fujitsu Ltd | ピエゾ素子と電極との接合方法及び該接合方法を使用したピエゾマイクロアクチュエータ |
DE60108413T2 (de) | 2000-11-10 | 2005-06-02 | Unitive Electronics, Inc. | Verfahren zum positionieren von komponenten mit hilfe flüssiger antriebsmittel und strukturen hierfür |
US6863209B2 (en) | 2000-12-15 | 2005-03-08 | Unitivie International Limited | Low temperature methods of bonding components |
KR100420780B1 (ko) * | 2000-12-28 | 2004-03-02 | 에버그랜드 홀딩스 리미티드 | 기판에 반도체 칩을 실장하기 위한 방법 및 기판의 실장에적합한 반도체 소자 |
KR100415239B1 (ko) * | 2001-02-28 | 2004-01-14 | 에버그랜드 홀딩스 리미티드 | 기판에 반도체 칩을 실장하기 위한 방법 및 기판 상에실장하기에 적합한 반도체 장치 |
US8286046B2 (en) | 2001-09-28 | 2012-10-09 | Rambus Inc. | Integrated circuit testing module including signal shaping interface |
AU2003256360A1 (en) * | 2002-06-25 | 2004-01-06 | Unitive International Limited | Methods of forming electronic structures including conductive shunt layers and related structures |
US7531898B2 (en) * | 2002-06-25 | 2009-05-12 | Unitive International Limited | Non-Circular via holes for bumping pads and related structures |
US7547623B2 (en) | 2002-06-25 | 2009-06-16 | Unitive International Limited | Methods of forming lead free solder bumps |
US6965160B2 (en) * | 2002-08-15 | 2005-11-15 | Micron Technology, Inc. | Semiconductor dice packages employing at least one redistribution layer |
AU2003301632A1 (en) | 2002-10-22 | 2004-05-13 | Unitive International Limited | Stacked electronic structures including offset substrates |
US8063650B2 (en) | 2002-11-27 | 2011-11-22 | Rambus Inc. | Testing fuse configurations in semiconductor devices |
TWI225899B (en) * | 2003-02-18 | 2005-01-01 | Unitive Semiconductor Taiwan C | Etching solution and method for manufacturing conductive bump using the etching solution to selectively remove barrier layer |
US7049216B2 (en) * | 2003-10-14 | 2006-05-23 | Unitive International Limited | Methods of providing solder structures for out plane connections |
TW200603698A (en) | 2004-04-13 | 2006-01-16 | Unitive International Ltd | Methods of forming solder bumps on exposed metal pads and related structures |
US7615873B2 (en) * | 2004-04-21 | 2009-11-10 | International Rectifier Corporation | Solder flow stops for semiconductor die substrates |
US7453157B2 (en) * | 2004-06-25 | 2008-11-18 | Tessera, Inc. | Microelectronic packages and methods therefor |
US7419852B2 (en) * | 2004-08-27 | 2008-09-02 | Micron Technology, Inc. | Low temperature methods of forming back side redistribution layers in association with through wafer interconnects, semiconductor devices including same, and assemblies |
CN101138084B (zh) * | 2004-10-29 | 2010-06-02 | 弗利普芯片国际有限公司 | 具有覆在聚合体层上的***的半导体器件封装 |
US20060205170A1 (en) * | 2005-03-09 | 2006-09-14 | Rinne Glenn A | Methods of forming self-healing metal-insulator-metal (MIM) structures and related devices |
US7674701B2 (en) | 2006-02-08 | 2010-03-09 | Amkor Technology, Inc. | Methods of forming metal layers using multi-layer lift-off patterns |
US7932615B2 (en) * | 2006-02-08 | 2011-04-26 | Amkor Technology, Inc. | Electronic devices including solder bumps on compliant dielectric layers |
US7701045B2 (en) | 2006-04-11 | 2010-04-20 | Rambus Inc. | Point-to-point connection topology for stacked devices |
US9899312B2 (en) * | 2006-04-13 | 2018-02-20 | Rambus Inc. | Isolating electric paths in semiconductor device packages |
US8890338B2 (en) * | 2006-09-27 | 2014-11-18 | Agere Systems, Inc. | Method of identifying and/or programming an integrated circuit |
US8097497B2 (en) * | 2007-03-30 | 2012-01-17 | Xerox Corporation | Inkjet printed wirebonds, encapsulant and shielding |
US7973418B2 (en) * | 2007-04-23 | 2011-07-05 | Flipchip International, Llc | Solder bump interconnect for improved mechanical and thermo-mechanical performance |
US7768847B2 (en) | 2008-04-09 | 2010-08-03 | Rambus Inc. | Programmable memory repair scheme |
US8088634B2 (en) * | 2008-11-11 | 2012-01-03 | Johnson Morgan T | Methods of adding pads and one or more interconnect layers to the passivated topside of a wafer including connections to at least a portion of the integrated circuit pads thereon |
US9137903B2 (en) | 2010-12-21 | 2015-09-15 | Tessera, Inc. | Semiconductor chip assembly and method for making same |
US9153508B2 (en) | 2011-08-17 | 2015-10-06 | Rambus Inc. | Multi-chip package and interposer with signal line compression |
KR101774938B1 (ko) | 2011-08-31 | 2017-09-06 | 삼성전자 주식회사 | 지지대를 갖는 반도체 패키지 및 그 형성 방법 |
US9570196B2 (en) | 2011-09-01 | 2017-02-14 | Rambus Inc. | Testing through-silicon-vias |
US8802556B2 (en) * | 2012-11-14 | 2014-08-12 | Qualcomm Incorporated | Barrier layer on bump and non-wettable coating on trace |
US9698079B2 (en) * | 2014-01-03 | 2017-07-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Barrier structures between external electrical connectors |
US8947830B1 (en) | 2014-06-10 | 2015-02-03 | Seagate Technology Llc | Method of forming electrical connections from solder posts |
US9385073B2 (en) * | 2014-08-19 | 2016-07-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packages having integrated devices and methods of forming same |
US10593562B2 (en) * | 2015-04-02 | 2020-03-17 | Samtec, Inc. | Method for creating through-connected vias and conductors on a substrate |
WO2019191621A1 (en) | 2018-03-30 | 2019-10-03 | Samtec, Inc. | Electrically conductive vias and methods for producing same |
Family Cites Families (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3458925A (en) * | 1966-01-20 | 1969-08-05 | Ibm | Method of forming solder mounds on substrates |
US3461357A (en) * | 1967-09-15 | 1969-08-12 | Ibm | Multilevel terminal metallurgy for semiconductor devices |
US3663184A (en) * | 1970-01-23 | 1972-05-16 | Fairchild Camera Instr Co | Solder bump metallization system using a titanium-nickel barrier layer |
US3801364A (en) * | 1971-02-03 | 1974-04-02 | Matsushita Electric Ind Co Ltd | Method for making printed circuits which include printed resistors |
DE2409312C3 (de) * | 1974-02-27 | 1981-01-08 | Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt | Halbleiteranordnung mit einer auf der Halbleiteroberfläche angeordneten Metallschicht und Verfahren zu ihrer Herstellung |
US4427715A (en) * | 1978-07-03 | 1984-01-24 | National Semiconductor Corporation | Method of forming expanded pad structure |
US4273859A (en) * | 1979-12-31 | 1981-06-16 | Honeywell Information Systems Inc. | Method of forming solder bump terminals on semiconductor elements |
US4450188A (en) * | 1980-04-18 | 1984-05-22 | Shinroku Kawasumi | Process for the preparation of precious metal-coated particles |
JPS59217336A (ja) * | 1983-05-25 | 1984-12-07 | Denki Kagaku Kogyo Kk | 混成集積回路及び基板 |
JPS6167702A (ja) * | 1984-09-07 | 1986-04-07 | Mitsui Mining & Smelting Co Ltd | 導電性粉末及びこれを用いた導電性組成物 |
US4661375A (en) * | 1985-04-22 | 1987-04-28 | At&T Technologies, Inc. | Method for increasing the height of solder bumps |
US4661192A (en) * | 1985-08-22 | 1987-04-28 | Motorola, Inc. | Low cost integrated circuit bonding process |
DE3534502A1 (de) * | 1985-09-27 | 1987-04-09 | Licentia Gmbh | Verfahren zum herstellen einer klebekontaktierung |
JPH0770654B2 (ja) * | 1987-03-27 | 1995-07-31 | 松下電子工業株式会社 | 半導体装置 |
JPS6459971A (en) * | 1987-08-31 | 1989-03-07 | Oki Electric Ind Co Ltd | Optoelctric transducer array |
JPH01124273A (ja) * | 1987-11-10 | 1989-05-17 | Asahi Chem Ind Co Ltd | 磁電変換素子の実装構造 |
JPH01126480U (ko) * | 1988-02-23 | 1989-08-29 | ||
US5001542A (en) * | 1988-12-05 | 1991-03-19 | Hitachi Chemical Company | Composition for circuit connection, method for connection using the same, and connected structure of semiconductor chips |
US5092034A (en) * | 1988-12-19 | 1992-03-03 | Hewlett-Packard Company | Soldering interconnect method for semiconductor packages |
JP2619289B2 (ja) * | 1989-06-20 | 1997-06-11 | 三井金属鉱業株式会社 | 銅導電性組成物 |
US5048747A (en) * | 1989-06-27 | 1991-09-17 | At&T Bell Laboratories | Solder assembly of components |
JPH0373503A (ja) * | 1989-08-14 | 1991-03-28 | Mitsui Mining & Smelting Co Ltd | 回路形成方法 |
US5135155A (en) * | 1989-08-25 | 1992-08-04 | International Business Machines Corporation | Thermocompression bonding in integrated circuit packaging |
JP2660937B2 (ja) * | 1990-07-16 | 1997-10-08 | 三井金属鉱業株式会社 | 銅導電性組成物 |
JPH04352383A (ja) * | 1991-05-29 | 1992-12-07 | Sumitomo Bakelite Co Ltd | プリント配線板の製造方法 |
US5160409A (en) * | 1991-08-05 | 1992-11-03 | Motorola, Inc. | Solder plate reflow method for forming a solder bump on a circuit trace intersection |
-
1992
- 1992-04-30 US US07/876,147 patent/US5281684A/en not_active Expired - Lifetime
-
1993
- 1993-04-21 JP JP5519348A patent/JPH07506462A/ja active Pending
- 1993-04-21 EP EP93910682A patent/EP0640151B1/en not_active Expired - Lifetime
- 1993-04-21 DE DE69312709T patent/DE69312709T2/de not_active Expired - Fee Related
- 1993-04-21 KR KR1019940703890A patent/KR950701396A/ko active IP Right Grant
- 1993-04-21 WO PCT/US1993/003731 patent/WO1993022475A1/en active IP Right Grant
- 1993-07-15 US US08/091,937 patent/US5327013A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
WO1993022475A1 (en) | 1993-11-11 |
EP0640151B1 (en) | 1997-07-30 |
EP0640151A1 (en) | 1995-03-01 |
JPH07506462A (ja) | 1995-07-13 |
DE69312709D1 (de) | 1997-09-04 |
US5281684A (en) | 1994-01-25 |
DE69312709T2 (de) | 1998-02-05 |
US5327013A (en) | 1994-07-05 |
EP0640151A4 (en) | 1995-05-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR950701396A (ko) | 집적 회로 다이의 땜납 범핑(solder bumping of integrated circuit die) | |
JP2769491B2 (ja) | 電気的装置 | |
JP3454509B2 (ja) | 導電性材料の使用方法 | |
KR100629826B1 (ko) | 접합재 및 이를 이용한 회로 장치 | |
JP4502690B2 (ja) | 実装基板 | |
US8173910B2 (en) | Printed circuit board ball grid array system having improved mechanical strength | |
KR960036869A (ko) | 회로 기판 | |
KR100264690B1 (ko) | 도전성 조성물 및 이를 사용한 전자기기 | |
KR100629663B1 (ko) | 반도체 장치 및 그 제조 방법 | |
JPH07179832A (ja) | 導電性接着剤 | |
KR920005071B1 (ko) | 배선기판 | |
JP4282097B2 (ja) | 回路基板の接続方法、並びに接続構造体、及びそれに用いる接着フィルム | |
JPH08202844A (ja) | 電子機器及びその製造方法 | |
US20190387612A1 (en) | Structure and method for mounting shielded module on printed wiring board, and shielded module | |
JP2007300038A (ja) | 電子部品実装体とその製造方法 | |
JPH05243287A (ja) | 混成集積回路装置およびその製造方法 | |
JPH09260822A (ja) | 基板への半田による電子部品接続固定構造 | |
JPS60120588A (ja) | 印刷配線板 | |
JP3964319B2 (ja) | 半導体装置 | |
JP2931940B2 (ja) | プリント回路基板の接続構造 | |
JPH0424859B2 (ko) | ||
JPH06136332A (ja) | 異方性導電接着剤 | |
JPH01251786A (ja) | 電子回路装置 | |
Li et al. | Recent advances of conductive adhesives: A lead-free alternative in electronic packaging | |
JPH0471358B2 (ko) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right |