KR950012775A - 좁은 밴드갭 특성을 갖는 탄소 도프 접합 실리콘 반도체 디바이스 및 그 형성 방법 - Google Patents
좁은 밴드갭 특성을 갖는 탄소 도프 접합 실리콘 반도체 디바이스 및 그 형성 방법 Download PDFInfo
- Publication number
- KR950012775A KR950012775A KR1019940024112A KR19940024112A KR950012775A KR 950012775 A KR950012775 A KR 950012775A KR 1019940024112 A KR1019940024112 A KR 1019940024112A KR 19940024112 A KR19940024112 A KR 19940024112A KR 950012775 A KR950012775 A KR 950012775A
- Authority
- KR
- South Korea
- Prior art keywords
- silicon
- carbon
- crystalline semiconductor
- layer
- semiconductor layers
- Prior art date
Links
- 229910052710 silicon Inorganic materials 0.000 title claims abstract description 19
- 239000010703 silicon Substances 0.000 title claims abstract description 19
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 title claims abstract description 17
- 229910052799 carbon Inorganic materials 0.000 title claims abstract description 17
- 239000004065 semiconductor Substances 0.000 title claims abstract 29
- 238000000034 method Methods 0.000 title claims abstract 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 title claims description 16
- 238000006467 substitution reaction Methods 0.000 claims abstract 4
- 239000002019 doping agent Substances 0.000 claims 6
- 238000000137 annealing Methods 0.000 claims 2
- 238000002513 implantation Methods 0.000 claims 2
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical group [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 claims 1
- 238000005468 ion implantation Methods 0.000 claims 1
- 239000007787 solid Substances 0.000 claims 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000003595 spectral effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/80—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
- H01L29/161—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table including two or more of the elements provided for in group H01L29/16, e.g. alloys
- H01L29/165—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table including two or more of the elements provided for in group H01L29/16, e.g. alloys in different semiconductor regions, e.g. heterojunctions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
- H01L29/161—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table including two or more of the elements provided for in group H01L29/16, e.g. alloys
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/931—Silicon carbide semiconductor
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Bipolar Transistors (AREA)
Abstract
실리콘에 비해 좁은 밴드갭 특성을 갖는 Ⅳ-Ⅳ 반도체 디바이스(21,41) 및 그 형성방법을 제공한다. 0.5%와 1.1%사이의 치환 농도에서 탄소를 실리콘에 합체함으로써, 실리콘에 비해 좁은 밴드갭과 양호한 결정질을 갖는 반도체 디바이스(21,41)가 달성된다. 반도체 디바이스(21,41)는 좁은 밴드갭 영역을 이용하는 반도체 헤테로접합 디바이스에 적합하다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명에 따른 탄소 도프 접합 실리콘에서 탄소의 낮은 레벨에 대한 함수로써 밴드갭의 그래프,
제2도는 제1도의 밴드갭 데이타를 만드는데 사용되는 실시예의 확대도,
제3도는 본 발명에 따른 탄소 도프 접합 실리콘에 대한 전송 적외선 스펙트럼 그래프,
제4도는 본 발명의 실시예의 확대 단면도.
Claims (5)
- 좁은 밴드갭 특성을 갖는 탄소 도프접합 실리콘 반도체 디바이스(21,41)에 있어서, 실제로 실리콘으로 제조된 제1결정 반도체층(22,43)과, 좁은 밴드갭 특성을 제공하기 위한 도펀트 및 실제로 실리콘으로 제조된 제2결정 반도체층(23,44)을 구비하고, 밴드갭을 좁히는 도펀트는 반드시 탄소로 구성되고, 상기 제1결정 반도체층(22,43) 및 제2결정 반도체층(23,44)은 제1헤테로접합을 형성하고, 탄소는 1.1%이하의 치환 농도에서 제2결정 반도체층(23,44)에 존재하는 것을 특징으로 하는 탄소 도프접합 실리콘 반도체 디바이스.
- 반도체 헤테로접합 구조체(41)에 있어서, 실제로 실리콘으로 제조된 제1전도방식의 제1반도체층(43)과, 실리콘에 비해 좁은 밴드갭을 제공하기 위한 도펀트 및 실제로 실리콘으로 제조되면, 밴드갭을 좁히는 도펀트가 반드시 탄소로 구성되고 또한 탄소가 1.1%이하의 치환 농도에서 존재하는 제2전도 방식의 제2반도체층(44)과, 실제로 실리콘으로 제조된 제1전도 방식의 제3반도체층(51)을 구비하고, 상기 제2층(44)은 제1층(43)과 제3층(51)과의 사이에 있고, 상기 제1층(43)은 컬렉터 영역을 형성하고, 제2층(44)은 베이스 영역을 형성하고, 제3층(51)은 이미터 영역을 형성하는 것을 특징으로 하는 반도체 헤테로접합 구조체.
- 좁은 밴드갭 특성을 갖는 탄소 도프접합 실리콘 반도체 디바이스의 형성 방법에 있어서, 실제로 실리콘으로 제조되며 제1표면을 갖는 제1결정 반도체층(22,43)을 제공하는 단계와, 상기 제1표면에서 제2결정 반도체층(23,44)을 형성하는 단계를 구비하고, 상기 제2결정 반도체층(23,44)이 좁은 밴드갭 특성을 제공하기 위한 도펀트 및 실제로 실리콘으로 제조되어 있고, 좁은 밴드갭을 제공하는 도펀트가 반드시 탄소로 구성되고, 또한 탄소가 1.1%이하의 치환 농도에서 제2결정 반도체층(23,44)에 존재하는 것을 특징으로 하는 형성방법.
- 제3항에 있어서, 상기 제2결정 반도체층(23,44)의 형성 단계는, 제1표면에 실제로 실리콘으로 제조된 제2결정 반도체층(23,44)을 형성하는 단계와, 최고 7.0E15 atmos/㎠의 탄소 주입 선량에서 제2결정 반도체층(23,44)내에 탄소를 이온 주입하는 단계와, 탄소를 제2결정 반도체층(23,44)내에 치환가능하게 집적시키기 위하여 제2결정 반도체층(23,44)의 고상 에피택셜 재성장을 만들도록 불활성 분위기에서 제2결정 반도체층(23,44)을 어닐링하는 단계를 구비하는 것을 특징으로 하는 형성 방법.
- 제4항에 있어서, 탄소의 이온 주입 단계전에 얇은 산화물을 형성하는 단계와, 제2결정 반도체층의 어닐링이전에 1.0E15와 1.0E16 atmos/㎠사이의 탄소 주입 선량에서 제2결정 반도체층(23,44)내에 실리콘을 이온 주입하는 단계를 구비하는 것을 특징으로 하는 형성 방법.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/131,541 US5360986A (en) | 1993-10-05 | 1993-10-05 | Carbon doped silicon semiconductor device having a narrowed bandgap characteristic and method |
US131,541 | 1993-10-05 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR950012775A true KR950012775A (ko) | 1995-05-17 |
KR100296211B1 KR100296211B1 (ko) | 2001-11-26 |
Family
ID=22449898
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019940024112A KR100296211B1 (ko) | 1993-10-05 | 1994-09-26 | 좁은밴드갭특성을갖는탄소도프접합실리콘반도체디바이스및그형성방법 |
Country Status (4)
Country | Link |
---|---|
US (2) | US5360986A (ko) |
EP (1) | EP0646969A3 (ko) |
JP (1) | JPH07161731A (ko) |
KR (1) | KR100296211B1 (ko) |
Families Citing this family (52)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07245314A (ja) * | 1994-03-04 | 1995-09-19 | Mitsubishi Electric Corp | バイポーラトランジスタ,およびその製造方法 |
US5561302A (en) | 1994-09-26 | 1996-10-01 | Motorola, Inc. | Enhanced mobility MOSFET device and method |
US6750484B2 (en) | 1996-12-09 | 2004-06-15 | Nokia Corporation | Silicon germanium hetero bipolar transistor |
DE19755979A1 (de) | 1996-12-09 | 1999-06-10 | Inst Halbleiterphysik Gmbh | Silizium-Germanium-Heterobipolartransistor |
DE19652423A1 (de) * | 1996-12-09 | 1998-06-10 | Inst Halbleiterphysik Gmbh | Silizium-Germanium-Heterobipolartransistor und Verfahren zur Herstellung der epitaktischen Einzelschichten eines derartigen Transistors |
DE19652417A1 (de) * | 1996-12-09 | 1998-06-10 | Inst Halbleiterphysik Gmbh | MOSFET und Verfahren zur Herstellung der Schichten für einen derartigen Transistor |
US7196929B1 (en) | 1997-07-29 | 2007-03-27 | Micron Technology Inc | Method for operating a memory device having an amorphous silicon carbide gate insulator |
US6794255B1 (en) * | 1997-07-29 | 2004-09-21 | Micron Technology, Inc. | Carburized silicon gate insulators for integrated circuits |
US6746893B1 (en) | 1997-07-29 | 2004-06-08 | Micron Technology, Inc. | Transistor with variable electron affinity gate and methods of fabrication and use |
US6936849B1 (en) * | 1997-07-29 | 2005-08-30 | Micron Technology, Inc. | Silicon carbide gate transistor |
US6965123B1 (en) | 1997-07-29 | 2005-11-15 | Micron Technology, Inc. | Transistor with variable electron affinity gate and methods of fabrication and use |
US7154153B1 (en) | 1997-07-29 | 2006-12-26 | Micron Technology, Inc. | Memory device |
US6031263A (en) * | 1997-07-29 | 2000-02-29 | Micron Technology, Inc. | DEAPROM and transistor with gallium nitride or gallium aluminum nitride gate |
FR2774509B1 (fr) * | 1998-01-30 | 2001-11-16 | Sgs Thomson Microelectronics | Procede de depot d'une region de silicium monocristallin |
US6025273A (en) * | 1998-04-06 | 2000-02-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for etching reliable small contact holes with improved profiles for semiconductor integrated circuits using a carbon doped hard mask |
US6171389B1 (en) * | 1998-09-30 | 2001-01-09 | Seh America, Inc. | Methods of producing doped semiconductors |
US6251802B1 (en) * | 1998-10-19 | 2001-06-26 | Micron Technology, Inc. | Methods of forming carbon-containing layers |
US6462371B1 (en) * | 1998-11-24 | 2002-10-08 | Micron Technology Inc. | Films doped with carbon for use in integrated circuit technology |
US8065155B1 (en) | 1999-06-10 | 2011-11-22 | Gazdzinski Robert F | Adaptive advertising apparatus and methods |
DE10005405A1 (de) * | 2000-02-04 | 2001-08-09 | Inst Halbleiterphysik Gmbh | Schichtstapel für pnp-Heterobipolar-Transistor |
US6410396B1 (en) * | 2000-04-26 | 2002-06-25 | Mississippi State University | Silicon carbide: germanium (SiC:Ge) heterojunction bipolar transistor; a new semiconductor transistor for high-speed, high-power applications |
JP4882141B2 (ja) * | 2000-08-16 | 2012-02-22 | 富士通株式会社 | ヘテロバイポーラトランジスタ |
US6465870B2 (en) * | 2001-01-25 | 2002-10-15 | International Business Machines Corporation | ESD robust silicon germanium transistor with emitter NP-block mask extrinsic base ballasting resistor with doped facet region |
US6426265B1 (en) * | 2001-01-30 | 2002-07-30 | International Business Machines Corporation | Incorporation of carbon in silicon/silicon germanium epitaxial layer to enhance yield for Si-Ge bipolar technology |
KR101027485B1 (ko) | 2001-02-12 | 2011-04-06 | 에이에스엠 아메리카, 인코포레이티드 | 반도체 박막 증착을 위한 개선된 공정 |
US6576535B2 (en) * | 2001-04-11 | 2003-06-10 | Texas Instruments Incorporated | Carbon doped epitaxial layer for high speed CB-CMOS |
US6780735B2 (en) * | 2001-04-30 | 2004-08-24 | International Business Machines Corporation | Method to increase carbon and boron doping concentrations in Si and SiGe films |
US6534371B2 (en) * | 2001-06-11 | 2003-03-18 | International Business Machines Corporation | C implants for improved SiGe bipolar yield |
KR20030035152A (ko) * | 2001-10-30 | 2003-05-09 | 주식회사 하이닉스반도체 | 반도체웨이퍼 제조방법 |
US6670654B2 (en) * | 2002-01-09 | 2003-12-30 | International Business Machines Corporation | Silicon germanium heterojunction bipolar transistor with carbon incorporation |
US7038248B2 (en) * | 2002-02-15 | 2006-05-02 | Sandisk Corporation | Diverse band gap energy level semiconductor device |
US6682992B2 (en) * | 2002-05-15 | 2004-01-27 | International Business Machines Corporation | Method of controlling grain size in a polysilicon layer and in semiconductor devices having polysilicon structures |
US6774019B2 (en) | 2002-05-17 | 2004-08-10 | International Business Machines Corporation | Incorporation of an impurity into a thin film |
US6972441B2 (en) * | 2002-11-27 | 2005-12-06 | Intel Corporation | Silicon germanium heterojunction bipolar transistor with step-up carbon profile |
US7045401B2 (en) * | 2003-06-23 | 2006-05-16 | Sharp Laboratories Of America, Inc. | Strained silicon finFET device |
US6917093B2 (en) * | 2003-09-19 | 2005-07-12 | Texas Instruments Incorporated | Method to form shallow trench isolation with rounded upper corner for advanced semiconductor circuits |
US7816236B2 (en) * | 2005-02-04 | 2010-10-19 | Asm America Inc. | Selective deposition of silicon-containing films |
US7696000B2 (en) * | 2006-12-01 | 2010-04-13 | International Business Machines Corporation | Low defect Si:C layer with retrograde carbon profile |
US7741200B2 (en) * | 2006-12-01 | 2010-06-22 | Applied Materials, Inc. | Formation and treatment of epitaxial layer containing silicon and carbon |
US8217423B2 (en) | 2007-01-04 | 2012-07-10 | International Business Machines Corporation | Structure and method for mobility enhanced MOSFETs with unalloyed silicide |
US8072791B2 (en) * | 2007-06-25 | 2011-12-06 | Sandisk 3D Llc | Method of making nonvolatile memory device containing carbon or nitrogen doped diode |
JP5207874B2 (ja) * | 2008-08-08 | 2013-06-12 | 親夫 木村 | 半導体装置およびその製造方法 |
US20110021011A1 (en) * | 2009-07-23 | 2011-01-27 | Advanced Technology Materials, Inc. | Carbon materials for carbon implantation |
US8367528B2 (en) | 2009-11-17 | 2013-02-05 | Asm America, Inc. | Cyclical epitaxial deposition and etch |
US8524584B2 (en) | 2011-01-20 | 2013-09-03 | Axcelis Technologies, Inc. | Carbon implantation process and carbon ion precursor composition |
CN102779753B (zh) * | 2011-05-12 | 2015-05-06 | 中芯国际集成电路制造(上海)有限公司 | 半导体器件制造方法 |
JP5665679B2 (ja) * | 2011-07-14 | 2015-02-04 | 住友重機械工業株式会社 | 不純物導入層形成装置及び静電チャック保護方法 |
JP5841417B2 (ja) * | 2011-11-30 | 2016-01-13 | 株式会社日立製作所 | 窒化物半導体ダイオード |
US8476706B1 (en) | 2012-01-04 | 2013-07-02 | International Business Machines Corporation | CMOS having a SiC/SiGe alloy stack |
WO2013122986A1 (en) | 2012-02-14 | 2013-08-22 | Advanced Technology Materials, Inc. | Carbon dopant gas and co-flow for implant beam and source life performance improvement |
JP6228850B2 (ja) | 2014-01-10 | 2017-11-08 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
US10325800B2 (en) * | 2014-08-26 | 2019-06-18 | Applied Materials, Inc. | High temperature electrostatic chucking with dielectric constant engineered in-situ charge trap materials |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2098798B (en) * | 1981-05-15 | 1985-01-09 | Philips Electronic Associated | Method of making silicon semiconductor devices |
NL8103649A (nl) * | 1981-08-03 | 1983-03-01 | Philips Nv | Halfgeleiderinrichting en werkwijze voor het vervaardigen van de halfgeleiderinrichting. |
US4559696A (en) * | 1984-07-11 | 1985-12-24 | Fairchild Camera & Instrument Corporation | Ion implantation to increase emitter energy gap in bipolar transistors |
JP2569058B2 (ja) * | 1987-07-10 | 1997-01-08 | 株式会社日立製作所 | 半導体装置 |
US5198689A (en) * | 1988-11-30 | 1993-03-30 | Fujitsu Limited | Heterojunction bipolar transistor |
GB8908509D0 (en) * | 1989-04-14 | 1989-06-01 | Secr Defence | Substitutional carbon in silicon |
JPH05144834A (ja) * | 1991-03-20 | 1993-06-11 | Hitachi Ltd | バイポーラトランジスタ及びその製造方法 |
US5177025A (en) * | 1992-01-24 | 1993-01-05 | Hewlett-Packard Company | Method of fabricating an ultra-thin active region for high speed semiconductor devices |
-
1993
- 1993-10-05 US US08/131,541 patent/US5360986A/en not_active Expired - Lifetime
-
1994
- 1994-06-10 US US08/257,972 patent/US5441901A/en not_active Expired - Lifetime
- 1994-09-26 KR KR1019940024112A patent/KR100296211B1/ko not_active IP Right Cessation
- 1994-09-30 JP JP6259712A patent/JPH07161731A/ja active Pending
- 1994-10-04 EP EP94115565A patent/EP0646969A3/en not_active Withdrawn
Also Published As
Publication number | Publication date |
---|---|
JPH07161731A (ja) | 1995-06-23 |
EP0646969A2 (en) | 1995-04-05 |
EP0646969A3 (en) | 1995-08-02 |
US5360986A (en) | 1994-11-01 |
US5441901A (en) | 1995-08-15 |
KR100296211B1 (ko) | 2001-11-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR950012775A (ko) | 좁은 밴드갭 특성을 갖는 탄소 도프 접합 실리콘 반도체 디바이스 및 그 형성 방법 | |
SE9900008D0 (sv) | Halvledaranordning och sätt att tillverka densamma | |
KR930022608A (ko) | 파워 vfet 디바이스 및 그 형성 방법 | |
US5132764A (en) | Multilayer base heterojunction bipolar transistor | |
KR900005556A (ko) | 반도체 장치 제조방법 | |
KR100570910B1 (ko) | 인듐이 도핑된 베이스를 갖는 실리콘 게르마늄 헤테로구조 바이폴라 트랜지스터 | |
KR950034864A (ko) | 발광 다이오드 장치와 그 장치의 제조방법 | |
KR930002320B1 (ko) | 반도체 장치 및 그의 제조 방법 | |
KR930001466A (ko) | Pnp 디바이스를 위한 p 매립층의 제조방법 | |
CN100429761C (zh) | 通过氧化掩埋多孔硅层形成绝缘体上硅锗结构 | |
KR920001655A (ko) | 바이폴라 트랜지스터용 자기정렬된 콜렉터 구조 및 이를 주입하는 방법 | |
JPH05347313A (ja) | 高速半導体デバイスの極薄活性領域の製造方法 | |
KR950003946B1 (ko) | 전계효과트랜지스터 | |
JP3427609B2 (ja) | 半導体装置の製造方法 | |
US7297990B1 (en) | Si/SiGe interband tunneling diode structures including SiGe diffusion barriers | |
JPH0582067B2 (ko) | ||
KR100752538B1 (ko) | 바이폴라 트랜지스터 | |
JP2008235560A (ja) | ヘテロ接合バイポーラトランジスタ | |
KR920015453A (ko) | 스위칭 반도체장치의 제조방법 | |
JPH0499328A (ja) | バイポーラトランジスタ | |
JP3145694B2 (ja) | 半導体装置 | |
SE9601175D0 (sv) | A method for producing a semiconductor device by the use of an implanting step and a device produced thereby | |
US6680497B1 (en) | Interstitial diffusion barrier | |
Zhang et al. | Analysis of the emitter-down configuration of double-heterojunction bipolar transistor | |
Huang et al. | High-gain GaAlAs/GaAs heterojunction phototransistors |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20130409 Year of fee payment: 13 |
|
FPAY | Annual fee payment |
Payment date: 20140508 Year of fee payment: 14 |
|
EXPY | Expiration of term |