KR930001082A - Data Bus Selection Circuit of Ad-Drop Transmission Equipment - Google Patents

Data Bus Selection Circuit of Ad-Drop Transmission Equipment Download PDF

Info

Publication number
KR930001082A
KR930001082A KR1019910010489A KR910010489A KR930001082A KR 930001082 A KR930001082 A KR 930001082A KR 1019910010489 A KR1019910010489 A KR 1019910010489A KR 910010489 A KR910010489 A KR 910010489A KR 930001082 A KR930001082 A KR 930001082A
Authority
KR
South Korea
Prior art keywords
data
drop
bus
transmission equipment
data bus
Prior art date
Application number
KR1019910010489A
Other languages
Korean (ko)
Other versions
KR930008052B1 (en
Inventor
강규용
Original Assignee
정용문
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 정용문, 삼성전자 주식회사 filed Critical 정용문
Priority to KR1019910010489A priority Critical patent/KR930008052B1/en
Publication of KR930001082A publication Critical patent/KR930001082A/en
Application granted granted Critical
Publication of KR930008052B1 publication Critical patent/KR930008052B1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Small-Scale Networks (AREA)
  • Information Transfer Systems (AREA)
  • Time-Division Multiplex Systems (AREA)

Abstract

내용 없음No content

Description

애드-드롭 전송장비의 데이타 버스 선택회로Data Bus Selection Circuit of Ad-Drop Transmission Equipment

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제 1 도는 애드-드롭 전송시스템도1 is an ad-drop transmission system

제 2 도는 종래의 회로도2 is a conventional circuit diagram

제 3 도는 본 발명에 따른 회로도3 is a circuit diagram according to the present invention

제 4 도는 본 발명에 따른 동작 타이밍도4 is an operation timing diagram according to the present invention.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

30-1∼30-n : 애드 드롭부 220 : 버스선택기30-1 to 30-n: add drop unit 220: bus selector

Claims (1)

애드-드롭 전송 장비에서, 드롭버스(DD)와, 애드버스(DA)와, 클럭신호 전송버스(CK)와, 상기 드롭버스(DD)에서 데이타를 드롭하거나 상기 애드버스(DA)에 데이타를 애드하고 애드할 데이타를 출력할때 같은 타이밍으로 애드할 데이타의 데이타 길이와 같은 구간동안 소정 애드버스 선택신호를 출력하는 하나 이상의 애드-드롭부(30-1∼30-n)와, 상기 애드-드롭부(30-1∼30-n)로 부터 애드 버스 선택 신호를 받아 그에 의해 상기 애드버스(DA)와, 드롭버스(DD)를 선택하므로 애드버스(DA)와 드롭버스(DD)를 통해 전송되는 데이타를 수신하는 선택기(40)와, 상기 선택기(40)가 선택적으로 수신한 데이타를 리타이밍하여 출력하여 동기수단(50)으로 구성함을 특징으로 하는 애드-드롭 전송장비의 데이타버스 선택회로.In the ad-drop transmission equipment, data is dropped from the drop bus (DD), the ad bus (DA), the clock signal transmission bus (CK), and the drop bus (DD) or data is transferred to the ad bus (DA). One or more ad-drop units 30-1 to 30-n for outputting a predetermined adverse selection signal for a period equal to the data length of the data to be added at the same timing when outputting the data to be added and added; Since the ADBUS selection signal is received from the drop units 30-1 to 30-n, the ADBUS DA and the dropbus DD are selected thereby, through the ADBUS DA and the dropbus DD. Selector 40 for receiving the data to be transmitted, and the data bus selection of the ad-drop transmission equipment, characterized in that it comprises a synchronization means 50 by retiming and outputting the data selectively received by the selector 40 Circuit. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019910010489A 1991-06-24 1991-06-24 Data bus selector in a add-drop transmission device KR930008052B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019910010489A KR930008052B1 (en) 1991-06-24 1991-06-24 Data bus selector in a add-drop transmission device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910010489A KR930008052B1 (en) 1991-06-24 1991-06-24 Data bus selector in a add-drop transmission device

Publications (2)

Publication Number Publication Date
KR930001082A true KR930001082A (en) 1993-01-16
KR930008052B1 KR930008052B1 (en) 1993-08-25

Family

ID=19316207

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910010489A KR930008052B1 (en) 1991-06-24 1991-06-24 Data bus selector in a add-drop transmission device

Country Status (1)

Country Link
KR (1) KR930008052B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100438254B1 (en) * 2001-03-29 2004-07-02 아이큐어 주식회사 Matrix form of preparation for transdermal administration of vitamin d analog

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100438254B1 (en) * 2001-03-29 2004-07-02 아이큐어 주식회사 Matrix form of preparation for transdermal administration of vitamin d analog

Also Published As

Publication number Publication date
KR930008052B1 (en) 1993-08-25

Similar Documents

Publication Publication Date Title
KR910003666A (en) Data output control circuit of semiconductor memory device
ATE354131T1 (en) DATA TRANSFER DEVICE
KR970068365A (en) Communication control device and communication system using the same
KR910014949A (en) Shift register
KR930001082A (en) Data Bus Selection Circuit of Ad-Drop Transmission Equipment
KR970016939A (en) Random number generator with standby control circuitry that improves the randomness of the number read from the random number generator
KR920015788A (en) Signal Processing Integrated Circuit Device
KR880005603A (en) Digital muting circuit
KR970056034A (en) Reverse Interleaving Device for Personal Communication System
KR970056019A (en) Reverse Interleaving Device for Personal Communication System
KR960032930A (en) Data transfer circuit
KR970055813A (en) Interleaving Device for Personal Communication System
KR970056031A (en) Reverse Interleaving Device for Personal Communication System
KR960027475A (en) Synchronous and Loop Switching Circuit
KR970055814A (en) Interleaving Device for Personal Communication System
KR970016987A (en) Serial interface circuit
KR890003167A (en) Delta modulation frame synchronization signal detection circuit
ATE107451T1 (en) PROTECTION DEVICE FOR TRANSMISSION SYSTEMS OF DIGITAL SIGNALS.
KR970056029A (en) Interleaving Device for Personal Communication System
KR970056028A (en) Interleaving Device for Personal Communication System
KR970029106A (en) Data transmission and reception method using unit length
KR940010792A (en) Clock multiplexing circuit
KR910015120A (en) Clock Extraction Circuit Using Internal Delay Characteristics of Logic Devices
KR970056027A (en) Reverse Interleaving Device for Personal Communication System
KR970055812A (en) Interleaving Device for Personal Communication System

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20040723

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee