KR960027475A - Synchronous and Loop Switching Circuit - Google Patents
Synchronous and Loop Switching Circuit Download PDFInfo
- Publication number
- KR960027475A KR960027475A KR1019940038662A KR19940038662A KR960027475A KR 960027475 A KR960027475 A KR 960027475A KR 1019940038662 A KR1019940038662 A KR 1019940038662A KR 19940038662 A KR19940038662 A KR 19940038662A KR 960027475 A KR960027475 A KR 960027475A
- Authority
- KR
- South Korea
- Prior art keywords
- transmit
- receive
- circuit
- loop switching
- doppler buffer
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B7/00—Radio transmission systems, i.e. using radiation field
- H04B7/14—Relay systems
- H04B7/15—Active relay systems
- H04B7/185—Space-based or airborne stations; Stations for satellite systems
- H04B7/1851—Systems using a satellite or space-based relay
- H04B7/18519—Operations control, administration or maintenance
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B7/00—Radio transmission systems, i.e. using radiation field
- H04B7/14—Relay systems
- H04B7/15—Active relay systems
- H04B7/185—Space-based or airborne stations; Stations for satellite systems
- H04B7/1851—Systems using a satellite or space-based relay
- H04B7/18517—Transmission equipment in earth stations
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Astronomy & Astrophysics (AREA)
- Aviation & Aerospace Engineering (AREA)
- General Physics & Mathematics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Radio Relay Systems (AREA)
Abstract
본 발명은 동기 및 루프스위칭회로에 관한 것으로서, 가입자측 수신 인터페이스회로, 송수신 도플러 버퍼 제어기, 송신도플러 버퍼, 디지탈 스위치 매트릭스, 시스템 메인 버스, 수신 도플러 버퍼 및 가입자측 송신 인터페이스회로들의 입출력신호와 데이타 스트림의 경로를 상기 동기 및 루프스위칭회로로 집합시켜 선택 경로 프로그램에 의해 경로를 선택하도록 한다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a synchronous and loop switching circuit, wherein input / output signals and data streams of a subscriber side receive interface circuit, a transmit / receive Doppler buffer controller, a transmit Doppler buffer, a digital switch matrix, a system main bus, a receive Doppler buffer, and a subscriber transmit interface circuit. The paths of are gathered into the synchronous and loop switching circuits so that the paths are selected by the selection path program.
따라서, 처리할 데이타의 종류마다 각각의 소요 하드웨어가 증가하는 것을 줄이고, 하나의 프로그래머블 소자를 통하여각 주변회로로 연결 및 분배되므로 정확한 동기가 가능한 잇점이 있다.Therefore, the amount of hardware required for each type of data to be processed is reduced, and since it is connected and distributed to each peripheral circuit through one programmable device, accurate synchronization is possible.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제2도는 본 발명에 의한 동기 및 루프스위칭회로의 각 입력조건들 및 출력을 나타낸 도면, 제3도는 본 발명에 의한 동기 및 루프스위칭 및 주변회로의 기본적 구성을 나타낸 블럭도.2 is a diagram showing input conditions and outputs of a synchronous and loop switching circuit according to the present invention, and FIG. 3 is a block diagram showing a basic configuration of a synchronous and loop switching circuit and a peripheral circuit according to the present invention.
Claims (2)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019940038662A KR0130407B1 (en) | 1994-12-29 | 1994-12-29 | Switching synchronization and loop |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019940038662A KR0130407B1 (en) | 1994-12-29 | 1994-12-29 | Switching synchronization and loop |
Publications (2)
Publication Number | Publication Date |
---|---|
KR960027475A true KR960027475A (en) | 1996-07-22 |
KR0130407B1 KR0130407B1 (en) | 1998-04-14 |
Family
ID=19404886
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019940038662A KR0130407B1 (en) | 1994-12-29 | 1994-12-29 | Switching synchronization and loop |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR0130407B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100851099B1 (en) * | 2001-03-15 | 2008-08-08 | 지이 메디컬 시스템즈 글로발 테크놀러지 캄파니 엘엘씨 | Signal processing circuit and ultrasound doppler apparatus |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104734838A (en) * | 2013-12-20 | 2015-06-24 | 深圳市国微电子有限公司 | Method, system and switching matrix for synchronizing data |
-
1994
- 1994-12-29 KR KR1019940038662A patent/KR0130407B1/en not_active IP Right Cessation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100851099B1 (en) * | 2001-03-15 | 2008-08-08 | 지이 메디컬 시스템즈 글로발 테크놀러지 캄파니 엘엘씨 | Signal processing circuit and ultrasound doppler apparatus |
Also Published As
Publication number | Publication date |
---|---|
KR0130407B1 (en) | 1998-04-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR910017809A (en) | Digital signal processor | |
KR960027475A (en) | Synchronous and Loop Switching Circuit | |
JPS6018095A (en) | Branch and insertion circuit | |
JPH0326107A (en) | Logic circuit | |
US5481215A (en) | Coherent multiplexer controller | |
KR960027652A (en) | Branch coupling control | |
KR950022358A (en) | Frame Shift Synchronization Circuit of Digital Transmission System | |
KR100217939B1 (en) | Subscriber board improved group delay | |
KR910002120Y1 (en) | Circuit using for d-flip flop and butter | |
KR0182703B1 (en) | Frame synchronous generation switch between processor and device | |
SU1681405A1 (en) | Tv signals transmitter | |
KR0146531B1 (en) | Semiconductor memory device | |
KR100210780B1 (en) | Data matching circuit of time slot switch between processor and device | |
SE9501176D0 (en) | Device and method of an integrated circuit | |
SU1660193A1 (en) | Block synchronizer | |
JPH031610A (en) | Signal detection circuit | |
JPS6459449A (en) | Asynchronous signal synchronizing circuit | |
KR940013066A (en) | Signaling Multiplexer in Telephone Line Doubled System | |
KR960024803A (en) | Clock signal input device of synchronous memory device | |
KR960043489A (en) | Digital interpolation filter | |
KR970012125A (en) | Fixed Multiplier Circuit Using Shift Register and Adder | |
KR880014469A (en) | Bit sequential signal scaling device | |
JPH05151121A (en) | Up/down serial data parallel processing method | |
KR970055594A (en) | Logic decoding circuit in PPM communication method | |
JPS54162419A (en) | Data input device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20071026 Year of fee payment: 11 |
|
LAPS | Lapse due to unpaid annual fee |