KR20000071262A - 전기장치 - Google Patents
전기장치 Download PDFInfo
- Publication number
- KR20000071262A KR20000071262A KR1020000002245A KR20000002245A KR20000071262A KR 20000071262 A KR20000071262 A KR 20000071262A KR 1020000002245 A KR1020000002245 A KR 1020000002245A KR 20000002245 A KR20000002245 A KR 20000002245A KR 20000071262 A KR20000071262 A KR 20000071262A
- Authority
- KR
- South Korea
- Prior art keywords
- substrate
- component
- semiconductor chip
- contact
- conductor
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/642—Capacitive arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
- Semiconductor Integrated Circuits (AREA)
- Parts Printed On Printed Circuit Boards (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP901099A JP2000208669A (ja) | 1999-01-18 | 1999-01-18 | ハイブリッド集積回路装置の構造 |
JP11-9010 | 1999-01-18 |
Publications (1)
Publication Number | Publication Date |
---|---|
KR20000071262A true KR20000071262A (ko) | 2000-11-25 |
Family
ID=11708693
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020000002245A KR20000071262A (ko) | 1999-01-18 | 2000-01-18 | 전기장치 |
Country Status (3)
Country | Link |
---|---|
JP (1) | JP2000208669A (ja) |
KR (1) | KR20000071262A (ja) |
TW (1) | TW441077B (ja) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4486553B2 (ja) * | 2005-06-23 | 2010-06-23 | 富士通株式会社 | キャパシタ内蔵両面実装回路基板を有する電子装置 |
WO2007029445A1 (ja) * | 2005-09-06 | 2007-03-15 | Matsushita Electric Industrial Co., Ltd. | キャパシタ搭載型半導体装置 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6442158A (en) * | 1987-08-10 | 1989-02-14 | Nec Corp | Hybrid integrated circuit device |
JPH0435058A (ja) * | 1990-05-31 | 1992-02-05 | Hitachi Ltd | 複合集積回路装置および混成集積回路装置 |
JPH08340059A (ja) * | 1995-06-12 | 1996-12-24 | Oki Electric Ind Co Ltd | 半導体デバイスパッケージングシステム |
JPH09252076A (ja) * | 1996-03-15 | 1997-09-22 | Sansei Denshi Japan Kk | Ic及びic用リードフレーム |
-
1999
- 1999-01-18 JP JP901099A patent/JP2000208669A/ja active Pending
-
2000
- 2000-01-15 TW TW89100582A patent/TW441077B/zh not_active IP Right Cessation
- 2000-01-18 KR KR1020000002245A patent/KR20000071262A/ko not_active Application Discontinuation
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6442158A (en) * | 1987-08-10 | 1989-02-14 | Nec Corp | Hybrid integrated circuit device |
JPH0435058A (ja) * | 1990-05-31 | 1992-02-05 | Hitachi Ltd | 複合集積回路装置および混成集積回路装置 |
JPH08340059A (ja) * | 1995-06-12 | 1996-12-24 | Oki Electric Ind Co Ltd | 半導体デバイスパッケージングシステム |
JPH09252076A (ja) * | 1996-03-15 | 1997-09-22 | Sansei Denshi Japan Kk | Ic及びic用リードフレーム |
Also Published As
Publication number | Publication date |
---|---|
TW441077B (en) | 2001-06-16 |
JP2000208669A (ja) | 2000-07-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5982018A (en) | Thin film capacitor coupons for memory modules and multi-chip modules | |
US6501157B1 (en) | Substrate for accepting wire bonded or flip-chip components | |
US6538313B1 (en) | IC package with integral substrate capacitor | |
US5497291A (en) | Power semiconductor device including terminal plates located between two substrates that functions as electrical connectors and mechanical supports | |
US6995043B2 (en) | Methods for fabricating routing elements for multichip modules | |
JP3051011B2 (ja) | パワ−モジュ−ル | |
KR950024311A (ko) | 얇은 회로기판과 반도체 장치가 접합되어 있는 열전도성 지지부재를 갖춘 전자 패키지 | |
KR100262723B1 (ko) | 반도체패키지및이것을사용한반도체모듈 | |
EP0867939A2 (en) | Wiring substrate for semiconductor device with externally wired leads | |
US20050012192A1 (en) | Hybrid integrated circuit | |
JPH05304248A (ja) | 半導体装置 | |
JPH01124298A (ja) | 端支持兼電力分配構造体 | |
JPH08274575A (ja) | 素子複合搭載回路基板 | |
KR960012650B1 (ko) | 수지 봉지형 반도체 장치 | |
JPH07147378A (ja) | 半導体モジュールおよびこれに使用されるicパッケージ | |
EP1149419B1 (en) | Multi-chip module for use in high-power applications | |
JP4012652B2 (ja) | 半導体装置 | |
US20020180036A1 (en) | Semiconductor device | |
KR20000071262A (ko) | 전기장치 | |
EP0262493B1 (en) | Electronic package with distributed decoupling capacitors | |
JPH10321791A (ja) | オペアンプ装置 | |
JP2003110089A (ja) | 半導体電力用モジュール及びその製造方法 | |
JPH05259373A (ja) | 電力用半導体装置 | |
JP2004031432A (ja) | 半導体装置 | |
JP2000261120A (ja) | 半導体装置の実装構造及びそれを用いた電子機器 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E601 | Decision to refuse application |