JPS649642A - Manufacture of semiconductor device - Google Patents

Manufacture of semiconductor device

Info

Publication number
JPS649642A
JPS649642A JP16579587A JP16579587A JPS649642A JP S649642 A JPS649642 A JP S649642A JP 16579587 A JP16579587 A JP 16579587A JP 16579587 A JP16579587 A JP 16579587A JP S649642 A JPS649642 A JP S649642A
Authority
JP
Japan
Prior art keywords
barrier layer
electrode wiring
silicon
high temperature
aspect ratio
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP16579587A
Other languages
Japanese (ja)
Inventor
Minoru Inoue
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP16579587A priority Critical patent/JPS649642A/en
Publication of JPS649642A publication Critical patent/JPS649642A/en
Pending legal-status Critical Current

Links

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

PURPOSE:To form a metal wiring having a high aspect ratio using an excellent step coverage in such a manner that it has excellent ohmic contact by a method wherein a barrier layer of titanium nitride or zirconium nitride is formed, and an aluminum electrode wiring containing no silicon is flatly formed thereon at a high temperature. CONSTITUTION:A contact layer 4 of titanium silicide or zirconium silicide is formed on the surface directly contacting to a silicon substrate 1, and a barrier layer 5 of titanium nitride is formed thereon. Then, an aluminum electrode wiring 6 containing no silicon is flatly formed on the barrier layer 5 at a high temperature. As a result, ohmic contact is secured by the contact layer 4, it is unnecessary for the electrode wiring 6 to contain silicon by the presence of the barrier layer 5. Also, a flat electrode wiring 6 is formed at a sufficiently high temperature, and a metal wiring, having a high aspect ratio and an excellent step coverage, can be obtained by the synergistic action of the above-mentioned wirings.
JP16579587A 1987-07-02 1987-07-02 Manufacture of semiconductor device Pending JPS649642A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16579587A JPS649642A (en) 1987-07-02 1987-07-02 Manufacture of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16579587A JPS649642A (en) 1987-07-02 1987-07-02 Manufacture of semiconductor device

Publications (1)

Publication Number Publication Date
JPS649642A true JPS649642A (en) 1989-01-12

Family

ID=15819136

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16579587A Pending JPS649642A (en) 1987-07-02 1987-07-02 Manufacture of semiconductor device

Country Status (1)

Country Link
JP (1) JPS649642A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100477833B1 (en) * 1997-12-27 2005-06-21 주식회사 하이닉스반도체 Barrier Metal Film Formation Method of Semiconductor Device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5638869A (en) * 1979-09-07 1981-04-14 Seiko Epson Corp Manufacture of mos-type semiconductor device
JPS6154650A (en) * 1984-08-24 1986-03-18 Mitsubishi Electric Corp Manufacturing method of semiconductor device
JPS62290128A (en) * 1986-06-10 1987-12-17 Toshiba Corp Manufacture of semiconductor device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5638869A (en) * 1979-09-07 1981-04-14 Seiko Epson Corp Manufacture of mos-type semiconductor device
JPS6154650A (en) * 1984-08-24 1986-03-18 Mitsubishi Electric Corp Manufacturing method of semiconductor device
JPS62290128A (en) * 1986-06-10 1987-12-17 Toshiba Corp Manufacture of semiconductor device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100477833B1 (en) * 1997-12-27 2005-06-21 주식회사 하이닉스반도체 Barrier Metal Film Formation Method of Semiconductor Device

Similar Documents

Publication Publication Date Title
KR900007146B1 (en) Manufacture of semiconductor device
EP0399141A3 (en) Method of fabricating a semiconductor device by capping a conductive layer with a nitride layer
EP0128385A3 (en) Method of producing a semiconductor device having electrodes and wirings
JPS6437031A (en) Semiconductor device
TW269052B (en) Process for semiconductor wafer, semiconductor integrated circuit and devices thereof
IE822988L (en) Multilayer electrode of a semiconductor device
JPS649642A (en) Manufacture of semiconductor device
EP0928021A4 (en) Process for manufacturing semiconductor device
JPS57124431A (en) Manufacture of semiconductor device
JPS5323562A (en) Semiconductor device
JPS52131484A (en) Semiconductor device
JPS53109487A (en) Manufacture for semiconductor device
JPS57102049A (en) Formation of multilayer wiring
JPS5570023A (en) Formation of electrode and wiring for semiconductor
JPS5638863A (en) Semiconductor device
JPS6464255A (en) Semiconductor device
JPS5575276A (en) 3[5 group compound semiconductor device
JPS533066A (en) Electrode formation method
JPS5776832A (en) Method for forming palladium silicide
JPS5481087A (en) Seiconductor integrated circuit
JPS5258490A (en) Semiconductor device
JPS57210668A (en) Semiconductor device
JPS57145320A (en) Manufacture of semiconductor device
JPS6465856A (en) Semiconductor device and manufacture thereof
KR900003976A (en) Metal wiring film formation method of semiconductor device