JPS642317A - Manufacture of semiconductor device - Google Patents

Manufacture of semiconductor device

Info

Publication number
JPS642317A
JPS642317A JP15828287A JP15828287A JPS642317A JP S642317 A JPS642317 A JP S642317A JP 15828287 A JP15828287 A JP 15828287A JP 15828287 A JP15828287 A JP 15828287A JP S642317 A JPS642317 A JP S642317A
Authority
JP
Japan
Prior art keywords
region
film
sio
collector
electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP15828287A
Other languages
Japanese (ja)
Other versions
JPH012317A (en
Inventor
Tsunenori Yamauchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP15828287A priority Critical patent/JPS642317A/en
Publication of JPH012317A publication Critical patent/JPH012317A/en
Publication of JPS642317A publication Critical patent/JPS642317A/en
Pending legal-status Critical Current

Links

Landscapes

  • Bipolar Transistors (AREA)

Abstract

PURPOSE: To make it possible to microscopically form a shallow highly efficient impurity diffusion region in an excellent reproducible manner by a method wherein the surface of the impurity diffusion region is oxidized at the prescribed temperature or below, and then a silicon oxide film is removed.
CONSTITUTION: After an n+ buried layer 2 has been diffused on a p-Si substrate 1, an n-type epitaxial layer (n-collector region 3) is grown, and a p+ element isolation region 4 and n+ collector contact region 5 are formed thereon. Then, a p+ base region 16 is formed by conducting a heat treatment in a nitrogen atmosphere, and the SiO2 film on the surface of the region 16 is removed. Subsequently, an SiO2 film 11 is grown in an oxidizing atmosphere at the temperature of 900°C or below (850°C) by controlling the treatment perios. Then, the film 11 is entirely removed by conducting the prescribed etching. Then, an emitter region 17 is formed, a window is provided on an SiO2 film, and a collector electrode C, an emitter electrode E and a base electrode B are formed.
COPYRIGHT: (C)1989,JPO&Japio
JP15828287A 1987-06-24 1987-06-24 Manufacture of semiconductor device Pending JPS642317A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15828287A JPS642317A (en) 1987-06-24 1987-06-24 Manufacture of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15828287A JPS642317A (en) 1987-06-24 1987-06-24 Manufacture of semiconductor device

Publications (2)

Publication Number Publication Date
JPH012317A JPH012317A (en) 1989-01-06
JPS642317A true JPS642317A (en) 1989-01-06

Family

ID=15668190

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15828287A Pending JPS642317A (en) 1987-06-24 1987-06-24 Manufacture of semiconductor device

Country Status (1)

Country Link
JP (1) JPS642317A (en)

Similar Documents

Publication Publication Date Title
US4507171A (en) Method for contacting a narrow width PN junction region
US3954523A (en) Process for fabricating devices having dielectric isolation utilizing anodic treatment and selective oxidation
KR0139805B1 (en) Method of making single polysilicon self-aligned transistor
IE833068L (en) Producing a semiconductor device having isolation regions¹between elements
JPS5467778A (en) Production of semiconductor device
US3698966A (en) Processes using a masking layer for producing field effect devices having oxide isolation
JPS642317A (en) Manufacture of semiconductor device
JPS57134956A (en) Manufacture of semiconductor integrated circuit
US4105476A (en) Method of manufacturing semiconductors
JPS6482668A (en) Manufacture of bipolar transistor
JPS5559778A (en) Method of fabricating semiconductor device
JPS6453454A (en) Bipolar transistor and manufacture thereof
JPS6431460A (en) Manufacture of bipolar transistor
JPS56126960A (en) Manufacture of semiconductor device
JPS6450562A (en) Manufacture of semiconductor device
JPS6449261A (en) Manufacture of bipolar transistor
JPS6415973A (en) Semiconductor device and manufacture thereof
JPS6476719A (en) Manufacture of semiconductor device
JPS56138958A (en) Manufacture of semiconductor device
JPS6453452A (en) Manufacture of semiconductor integrated circuit device
JPS54158889A (en) Manufacture of semiconductor device
JPS5552269A (en) Preparation of semiconductor device
JPS6474754A (en) Semiconductor device
KR910005476A (en) Manufacturing Method of NPN Transistor for Horizontal Operation
JPS6439771A (en) Manufacture of semiconductor device