JPS6415363U - - Google Patents
Info
- Publication number
- JPS6415363U JPS6415363U JP11096987U JP11096987U JPS6415363U JP S6415363 U JPS6415363 U JP S6415363U JP 11096987 U JP11096987 U JP 11096987U JP 11096987 U JP11096987 U JP 11096987U JP S6415363 U JPS6415363 U JP S6415363U
- Authority
- JP
- Japan
- Prior art keywords
- audio signal
- digital
- central processing
- processing circuit
- digital audio
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000005236 sound signal Effects 0.000 claims 6
- 230000003111 delayed effect Effects 0.000 claims 1
- 238000000034 method Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Signal Processing For Digital Recording And Reproducing (AREA)
Description
第１図は本考案に係るデジタル遅延装置を示す
回路図、第２図は一般的なデジタル遅延装置を示
す図である。
８はＣＰＵ（中央演算処理回路）、９はクロツ
ク発生回路、１１はランダムアクセスメモリ、１
２は遅延時間設定回路。
FIG. 1 is a circuit diagram showing a digital delay device according to the present invention, and FIG. 2 is a diagram showing a general digital delay device. 8 is a CPU (central processing circuit), 9 is a clock generation circuit, 11 is a random access memory, 1
2 is a delay time setting circuit.
Claims (1)
オ信号を処理し、以つてアナログオーデイオ信号
を得る構成としたデジタルオーデイオ信号記録及
び若しくは再生装置に於けるデジタル遅延装置で
あつて、 上記中央演算処理回路を利用してデジタルオー
デイオ信号をランダムアクセスメモリに書込むと
共に所定時間経過後読出すことにより通常のオー
デイオ信号に対して遅延されたオーデイオ信号を
得ることを特徴とするデジタル遅延装置。[Claims for Utility Model Registration] A digital delay device in a digital audio signal recording and/or reproducing device configured to process a digital audio signal using a central processing circuit and thereby obtain an analog audio signal. , A digital delay characterized in that an audio signal delayed with respect to a normal audio signal is obtained by writing a digital audio signal into a random access memory using the central processing circuit and reading it after a predetermined period of time has elapsed. Device.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11096987U JPS6415363U (en) | 1987-07-20 | 1987-07-20 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11096987U JPS6415363U (en) | 1987-07-20 | 1987-07-20 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6415363U true JPS6415363U (en) | 1989-01-26 |
Family
ID=31348609
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11096987U Pending JPS6415363U (en) | 1987-07-20 | 1987-07-20 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6415363U (en) |
-
1987
- 1987-07-20 JP JP11096987U patent/JPS6415363U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6415363U (en) | ||
| JPH0210633U (en) | ||
| JPS6093200U (en) | Dynamic memory access circuit | |
| JPS6128096U (en) | alarm clock | |
| JPS6430494U (en) | ||
| JPS63142971U (en) | ||
| JPS63168699U (en) | ||
| JPH0164096U (en) | ||
| JPH0370476U (en) | ||
| JPH0381593U (en) | ||
| JPS62187350U (en) | ||
| JPH0175385U (en) | ||
| JPS5957033U (en) | Specified number pulse generation circuit | |
| JPS63103151U (en) | ||
| JPH0171694U (en) | ||
| JPS62187500U (en) | ||
| JPS6450395U (en) | ||
| JPS63181198U (en) | ||
| JPH0159998U (en) | ||
| JPH0163224U (en) | ||
| JPS59161096U (en) | Chime playing device | |
| JPS61195699U (en) | ||
| JPS6437964U (en) | ||
| JPS62119100U (en) | ||
| JPS63195667U (en) |