JPS6092828U - 電子部品の実装構造 - Google Patents
電子部品の実装構造Info
- Publication number
- JPS6092828U JPS6092828U JP18645183U JP18645183U JPS6092828U JP S6092828 U JPS6092828 U JP S6092828U JP 18645183 U JP18645183 U JP 18645183U JP 18645183 U JP18645183 U JP 18645183U JP S6092828 U JPS6092828 U JP S6092828U
- Authority
- JP
- Japan
- Prior art keywords
- mounting structure
- double
- glass epoxy
- circuit board
- clad glass
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
Landscapes
- Die Bonding (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
め要約のデータは記録されません。
Description
第1図及び第2図はこの考案の一実施例を示す図で、第
1図は斜視図、第2図は断面図である。
1図は斜視図、第2図は断面図である。
Claims (1)
- パワートランジスタ、集積回路等の、特に大電力用の半
導体素子を実装する電子部品の実装構造において、両面
銅張ガラスエポキシ回路基板1の1部に該基板とほぼ等
厚の金属板3を埋め込み、該金属板3上に半導体素子4
をグイボンドし、両面銅張ガラスエポキン回路基板1上
に形成された銅箔からなる回路部5にワイヤボンドをし
、回路部5と該両面銅張ガラスエポキシ回路基板1の表
面の電極部8をスルホール9で接続して成る電子部品の
実装構造。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18645183U JPS6092828U (ja) | 1983-11-30 | 1983-11-30 | 電子部品の実装構造 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18645183U JPS6092828U (ja) | 1983-11-30 | 1983-11-30 | 電子部品の実装構造 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6092828U true JPS6092828U (ja) | 1985-06-25 |
Family
ID=30402723
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18645183U Pending JPS6092828U (ja) | 1983-11-30 | 1983-11-30 | 電子部品の実装構造 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6092828U (ja) |
-
1983
- 1983-11-30 JP JP18645183U patent/JPS6092828U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6092828U (ja) | 電子部品の実装構造 | |
JPS6025159U (ja) | リ−ドフレ−ム | |
JPS5920675U (ja) | 印刷配線板の積層構造 | |
JPS5939960U (ja) | プリント配線基板 | |
JPS58150862U (ja) | チツプ部品取付装置 | |
JPS605144U (ja) | 半導体装置 | |
JPS6071195U (ja) | プリント基板における放熱装置 | |
JPS5937742U (ja) | 放熱構造 | |
JPS6127338U (ja) | 混成集積回路装置 | |
JPS614431U (ja) | 両面配線回路基板 | |
JPS59149662U (ja) | 電気部品取付装置 | |
JPS606242U (ja) | 混成集積回路 | |
JPS58111969U (ja) | 柔軟性電気回路基板への実装構造 | |
JPS60935U (ja) | 高電力混成集積回路 | |
JPS63182570U (ja) | ||
JPS60133668U (ja) | プリント回路基板 | |
JPS60113666U (ja) | 混成集積回路装置 | |
JPS5942069U (ja) | 小型電気部品の取付構造 | |
JPS58193662U (ja) | 多層プリント配線板 | |
JPS5931269U (ja) | 両面チツプ取付装置 | |
JPS58189542U (ja) | チツプキヤリアの実装構造 | |
JPS611872U (ja) | 集積回路装置 | |
JPS6042759U (ja) | パワ−素子の実装構造 | |
JPS58173238U (ja) | 電子部品の接続部構造 | |
JPS6113994U (ja) | 電子装置 |