JPS6068661U - 混成集積回路装置 - Google Patents

混成集積回路装置

Info

Publication number
JPS6068661U
JPS6068661U JP1983160736U JP16073683U JPS6068661U JP S6068661 U JPS6068661 U JP S6068661U JP 1983160736 U JP1983160736 U JP 1983160736U JP 16073683 U JP16073683 U JP 16073683U JP S6068661 U JPS6068661 U JP S6068661U
Authority
JP
Japan
Prior art keywords
integrated circuit
circuit device
hybrid integrated
substrates
container
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1983160736U
Other languages
English (en)
Inventor
賢太郎 石田
Original Assignee
日本電気株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本電気株式会社 filed Critical 日本電気株式会社
Priority to JP1983160736U priority Critical patent/JPS6068661U/ja
Publication of JPS6068661U publication Critical patent/JPS6068661U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16195Flat cap [not enclosing an internal cavity]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/162Disposition
    • H01L2924/1627Disposition stacked type assemblies, e.g. stacked multi-cavities

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【図面の簡単な説明】
1゛  第1図は本考案による混成集積回路装置の断面
図である。 1・・・・・・混成集積回路の放熱板、2・・・・・・
容器の外部引出しリード、3は容器の側壁を構成するセ
ラミック、4・・・・・・容器の側壁の金属配線、5・
・・・・・第一のセラミック基板で主要な発熱素子が搭
載されている。6・・・・・・第二のセラミック基板、
7・・・・・・第一のセラミック基板5に搭載された半
導体ペレットの一部を示す。8・・間第−のセラミック
基板上の金属配線の一部を示す。9・・・・・・第二の
セラミック基板6に搭載された半導体ペレットの一部を
示す。10・・・・・・第二のセラミック基板上の金属
配線の一部を示す。11・・・・・・セラミック基板内
及びセラミック基板と容器を接続するボンディングワイ
ヤ゛−112・・・・・・容器を封止するフタ。

Claims (1)

  1. 【実用新案登録請求の範囲】 1 少なくとも2枚のセラミック基板の各々に一つ以上
    の半導体ペレットが搭載され、これらの基板は互いに各
    々のペレット搭載面に対してほぼ垂直方向に配置され、
    かつ容器の側壁面になされた配線により基板間の電気的
    接続がなされている事を特徴とする混成集積回路装置。 2 前記第1項記載の混成集積回路装置において、容器
    とりつけ面に近い方の基板には動作時に発生する熱量が
    多い半導体ペレットが搭載されている事を特徴とする混
    成集積回路装置。
JP1983160736U 1983-10-18 1983-10-18 混成集積回路装置 Pending JPS6068661U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1983160736U JPS6068661U (ja) 1983-10-18 1983-10-18 混成集積回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1983160736U JPS6068661U (ja) 1983-10-18 1983-10-18 混成集積回路装置

Publications (1)

Publication Number Publication Date
JPS6068661U true JPS6068661U (ja) 1985-05-15

Family

ID=30353452

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1983160736U Pending JPS6068661U (ja) 1983-10-18 1983-10-18 混成集積回路装置

Country Status (1)

Country Link
JP (1) JPS6068661U (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006278401A (ja) * 2005-03-28 2006-10-12 Denso Corp 半導体装置
JP2014183126A (ja) * 2013-03-18 2014-09-29 Fujitsu Ltd 高周波モジュール
JP2018512724A (ja) * 2015-02-10 2018-05-17 コンティ テミック マイクロエレクトロニック ゲゼルシャフト ミット ベシュレンクテル ハフツングConti Temic microelectronic GmbH 電子コンポーネントおよびその製造方法

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006278401A (ja) * 2005-03-28 2006-10-12 Denso Corp 半導体装置
JP4556732B2 (ja) * 2005-03-28 2010-10-06 株式会社デンソー 半導体装置及びその製造方法
JP2014183126A (ja) * 2013-03-18 2014-09-29 Fujitsu Ltd 高周波モジュール
JP2018512724A (ja) * 2015-02-10 2018-05-17 コンティ テミック マイクロエレクトロニック ゲゼルシャフト ミット ベシュレンクテル ハフツングConti Temic microelectronic GmbH 電子コンポーネントおよびその製造方法

Similar Documents

Publication Publication Date Title
JPS6068661U (ja) 混成集積回路装置
JPS61144855A (ja) 半導体回路のためのパツケージ
JPH06103731B2 (ja) 半導体パッケ−ジ
JPH01282846A (ja) 混成集積回路
JPS6059561U (ja) 半導体装置
JPH04124860A (ja) 半導体パッケージ
JPH07221211A (ja) 半導体装置
JPS6045494U (ja) 混成集積回路装置
JPS5856452U (ja) ハイブリツド型電子部品
JPH05102390A (ja) ハイブリツドic
JPS58168141U (ja) リ−ドレスパツケ−ジ
JPS59140446U (ja) 混成集積回路用パツケ−ジ
JPS5820538U (ja) 混成集積回路装置
JPH05129502A (ja) Lsiのパツケージ構造
JPS5878666U (ja) 混成集積回路装置
JPS60144252U (ja) 半導体装置
JPS5837152U (ja) 半導体装置
JPS59187186U (ja) 回路基板のシ−ル構造
JPS61111599A (ja) 混成集積回路装置
JPS6042757U (ja) ハイブリッド回路モジュ−ル
JPS6068652U (ja) 半導体装置
JPS6052629U (ja) 混成集積回路装置
JPS58175661U (ja) 高集積混成集積回路
JPS5866646U (ja) 混成集積回路の封止構造
JPS5834739U (ja) 半導体装置