JPS58159764U - 磁電変換素子 - Google Patents
磁電変換素子Info
- Publication number
- JPS58159764U JPS58159764U JP1982057174U JP5717482U JPS58159764U JP S58159764 U JPS58159764 U JP S58159764U JP 1982057174 U JP1982057174 U JP 1982057174U JP 5717482 U JP5717482 U JP 5717482U JP S58159764 U JPS58159764 U JP S58159764U
- Authority
- JP
- Japan
- Prior art keywords
- conversion element
- magnetoelectric conversion
- copper film
- solder layer
- thin plate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05073—Single internal layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05556—Shape in side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
め要約のデータは記録されません。
Description
図面は、この考案の磁電変換素子の1実施例を示し、第
1図は切断正面図、第2図および第3図はそれぞれ第1
図に示す素子の製作途中の状態を示し、第2図は半導体
薄板上に樹脂膜を形成した状態の切断正面図、第3図は
半導体薄板表面に銅膜を形成している状態の切断正面図
である。 2・・・・・・半導体薄板、3・・・・・・銅膜、4・
・・・・・電極部、10・・・・・・半田層、11・・
・・・・電極端子。
1図は切断正面図、第2図および第3図はそれぞれ第1
図に示す素子の製作途中の状態を示し、第2図は半導体
薄板上に樹脂膜を形成した状態の切断正面図、第3図は
半導体薄板表面に銅膜を形成している状態の切断正面図
である。 2・・・・・・半導体薄板、3・・・・・・銅膜、4・
・・・・・電極部、10・・・・・・半田層、11・・
・・・・電極端子。
Claims (1)
- 半導体薄板の電極部の表面に銅膜を形成するとともに、
前記銅膜上に半田層を形成し、前記半田層にワイヤ状の
電極端子をボンディングした磁電変換素子。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1982057174U JPS58159764U (ja) | 1982-04-19 | 1982-04-19 | 磁電変換素子 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1982057174U JPS58159764U (ja) | 1982-04-19 | 1982-04-19 | 磁電変換素子 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS58159764U true JPS58159764U (ja) | 1983-10-25 |
Family
ID=30067652
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1982057174U Pending JPS58159764U (ja) | 1982-04-19 | 1982-04-19 | 磁電変換素子 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58159764U (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000036511A (ja) * | 1998-07-01 | 2000-02-02 | Motorola Inc | 電子部品の製造方法 |
-
1982
- 1982-04-19 JP JP1982057174U patent/JPS58159764U/ja active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000036511A (ja) * | 1998-07-01 | 2000-02-02 | Motorola Inc | 電子部品の製造方法 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS596839U (ja) | 半導体装置 | |
JPS58159764U (ja) | 磁電変換素子 | |
JPS5967933U (ja) | 半導体電極取出構造 | |
JPS5853175U (ja) | 混成集積回路装置 | |
JPS5933254U (ja) | 半導体装置 | |
JPS5978637U (ja) | 混成集積回路装置 | |
JPS5853160U (ja) | 非晶質半導体装置 | |
JPS5844844U (ja) | 半導体装置 | |
JPS59125833U (ja) | 半導体装置 | |
JPS58155835U (ja) | 半導体装置 | |
JPS5931252U (ja) | 非晶質光半導体装置 | |
JPS58193602U (ja) | サ−ミスタ | |
JPS5822749U (ja) | 半導体素子用パツケ−ジ | |
JPS58125500U (ja) | 小型電子機器の発音装置 | |
JPS58148903U (ja) | チツプ抵抗体 | |
JPS5987165U (ja) | 磁電変換素子 | |
JPS5872847U (ja) | 電子装置 | |
JPS5832653U (ja) | 樹脂モ−ルド型半導体装置 | |
JPS59125834U (ja) | 半導体装置 | |
JPS5933397U (ja) | 圧電発音体 | |
JPS5948026U (ja) | 金属化フイルムコンデンサ | |
JPS59148098U (ja) | El | |
JPS5931188U (ja) | 面発熱体 | |
JPS6094835U (ja) | 半導体装置 | |
JPS587336U (ja) | 薄膜集積回路装置 |