JPS5813738U - analog digital converter - Google Patents
analog digital converterInfo
- Publication number
- JPS5813738U JPS5813738U JP10559781U JP10559781U JPS5813738U JP S5813738 U JPS5813738 U JP S5813738U JP 10559781 U JP10559781 U JP 10559781U JP 10559781 U JP10559781 U JP 10559781U JP S5813738 U JPS5813738 U JP S5813738U
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- power supply
- reference voltage
- digital converter
- analog digital
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Analogue/Digital Conversion (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図はＡＤ変換器の概要を示すブロック図、第２図お
よび第５図は第１図の動作説明用の波形図およびグラフ
、第３図および第４図は第１図の要部を説明する回路図
、第６図は第１図の電源回路を示す回路図、第７図はそ
の特性図、第８図および第９図は第６図で生じる問題の
説明図、第１０図は本考案の原理を示す特性図、第１１
図は本考案の実施例を示す回路図である。
“図面でＶｃｃは電源電圧、ＶＲＥＦは基準電
圧、Ｖｉｎは入力電圧、ＣＨはキャパシタ、ＩＲいは定
電流、ＴＲＥＦ、Ｔｉｎ、ＴＳは放電時間、Ｑ３． Ｑ
４． Ｒ□〜Ｒ５゜Ｄ□、 Ｄ３． ＯＦ２は基準電圧
を電源電圧に比例させる回路である。
第２図
５ＴＡ−Ｌ」−一一一一一
１Figure 1 is a block diagram showing an overview of the AD converter, Figures 2 and 5 are waveform diagrams and graphs for explaining the operation of Figure 1, and Figures 3 and 4 are main parts of Figure 1. 6 is a circuit diagram showing the power supply circuit of FIG. 1, FIG. 7 is a characteristic diagram thereof, FIGS. 8 and 9 are explanatory diagrams of problems occurring in FIG. 6, and FIG. 10 is a circuit diagram to explain the power supply circuit of FIG. Characteristic diagram showing the principle of the present invention, No. 11
The figure is a circuit diagram showing an embodiment of the present invention.
“In the drawing, Vcc is the power supply voltage, VREF is the reference voltage, Vin is the input voltage, CH is the capacitor, IR or constant current, TREF, Tin, and TS are the discharge time, Q3.
4. R□～R5゜D□, D3. OF2 is a circuit that makes the reference voltage proportional to the power supply voltage. Figure 2 5TA-L”-111111
Claims (1)
サからの入力電圧を受け、キャパシタを充電し次いで該
電源電圧および基準電圧で定まる定電流で放電させてそ
の放電時間から入力アナログ電圧のデジタル値を求める
シングルスロープ型のアナログデジタル変換器において
、電源電圧が一定値を保持できない低電圧範囲では基準
電圧に比例させる回路を設けたことを特徴とするアナロ
グデジタル変換回路。A capacitor is charged by receiving a power supply voltage, a reference voltage, and an input voltage from a sensor using the reference voltage as a power supply, and then discharged with a constant current determined by the power supply voltage and reference voltage, and the digital value of the input analog voltage is calculated from the discharge time. What is claimed is: 1. A single slope type analog-to-digital converter for obtaining the same voltage, which is characterized by being provided with a circuit that makes it proportional to a reference voltage in a low voltage range where the power supply voltage cannot maintain a constant value.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10559781U JPS5813738U (en) | 1981-07-16 | 1981-07-16 | analog digital converter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10559781U JPS5813738U (en) | 1981-07-16 | 1981-07-16 | analog digital converter |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5813738U true JPS5813738U (en) | 1983-01-28 |
Family
ID=29900127
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10559781U Pending JPS5813738U (en) | 1981-07-16 | 1981-07-16 | analog digital converter |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5813738U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60150832U (en) * | 1984-03-15 | 1985-10-07 | 三洋電機株式会社 | A/D conversion circuit |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5233803U (en) * | 1975-09-01 | 1977-03-10 | ||
| JPS547261A (en) * | 1977-06-20 | 1979-01-19 | Nippon Soken | Ad converter |
-
1981
- 1981-07-16 JP JP10559781U patent/JPS5813738U/en active Pending
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5233803U (en) * | 1975-09-01 | 1977-03-10 | ||
| JPS547261A (en) * | 1977-06-20 | 1979-01-19 | Nippon Soken | Ad converter |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60150832U (en) * | 1984-03-15 | 1985-10-07 | 三洋電機株式会社 | A/D conversion circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS59182747U (en) | interface circuit | |
| JPS5614721A (en) | Analog-digital converter | |
| JPS5813738U (en) | analog digital converter | |
| JPS5840942U (en) | analog digital converter | |
| JPS58116343U (en) | AD converter | |
| JPS5859237U (en) | Analog to digital converter | |
| JPS5819540U (en) | timed circuit | |
| JPS5859236U (en) | Analog to digital converter | |
| JPS5859238U (en) | Analog to digital converter | |
| JPS6034615U (en) | Stabilized voltage circuit | |
| JPS59195837U (en) | day glitch circuit | |
| JPS58107627U (en) | Voltage-frequency conversion circuit | |
| JPS5851739U (en) | Difference regulator | |
| JPS58125426U (en) | Feedback type monostable multivibrator | |
| JPS6037938U (en) | A/D conversion circuit | |
| JPS6031635U (en) | temperature measuring device | |
| JPS59179382U (en) | slope detector | |
| JPS6083970U (en) | Composite signal peak level detector | |
| JPH03103640U (en) | ||
| JPS58186795U (en) | Power-on initial reset circuit | |
| JPS5873648U (en) | analog digital converter | |
| JPS5863617U (en) | Ramp function generation circuit | |
| JPS5846344U (en) | day fibrillator | |
| JPS60127562U (en) | Low battery voltage indicator | |
| JPS5982823U (en) | electronic weighing machine |