JPS57149738A - Forming method for solid film - Google Patents
Forming method for solid filmInfo
- Publication number
- JPS57149738A JPS57149738A JP3509881A JP3509881A JPS57149738A JP S57149738 A JPS57149738 A JP S57149738A JP 3509881 A JP3509881 A JP 3509881A JP 3509881 A JP3509881 A JP 3509881A JP S57149738 A JPS57149738 A JP S57149738A
- Authority
- JP
- Japan
- Prior art keywords
- resist
- film
- insulating film
- lift
- shaped
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
- H01L21/0272—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers for lift-off processes
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Weting (AREA)
Abstract
PURPOSE:To flatten the film formed, and to ensure excellent wiring by etching one part of the film formed before and after removing a photo-resist film and facilitating a lift-off when the film of a metal or an insulator is shaped and worked through the lift-off. CONSTITUTION:A resist pattern 3 is shaped to a semiconductor 1, and an insulating film 2 is sputtered. The resist 3 is formed in inverted mesa structure, and a projection remains at an end edge after removing the resist 3. When the projection is etched and flattened, the breaking of wiring and a short circuit between layers are not generated. When the resist 3 and the insulating film 2 have approximately the same thickness, the surface of the inverted mesa-shaped resist 3 is coated with the insulating film 2, and the resist 3 is difficult to be removed. Accordingly, the resist is easily removed when one part (a boundary with the resist 3) of the insulating film is removed through etching. When the film 2 is etched again after removing the resist 3, the flat insulating film is obtained. According to this constitution, the excellent solid film is acquired through the lift-off even when a non-directional film forming means such as sputtering is used.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3509881A JPS57149738A (en) | 1981-03-11 | 1981-03-11 | Forming method for solid film |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3509881A JPS57149738A (en) | 1981-03-11 | 1981-03-11 | Forming method for solid film |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57149738A true JPS57149738A (en) | 1982-09-16 |
Family
ID=12432458
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3509881A Pending JPS57149738A (en) | 1981-03-11 | 1981-03-11 | Forming method for solid film |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57149738A (en) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5333581A (en) * | 1976-09-10 | 1978-03-29 | Hitachi Ltd | Production of semiconductor device |
JPS5570026A (en) * | 1978-11-22 | 1980-05-27 | Hitachi Ltd | Formation of thin film pattern |
-
1981
- 1981-03-11 JP JP3509881A patent/JPS57149738A/en active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5333581A (en) * | 1976-09-10 | 1978-03-29 | Hitachi Ltd | Production of semiconductor device |
JPS5570026A (en) * | 1978-11-22 | 1980-05-27 | Hitachi Ltd | Formation of thin film pattern |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4040891A (en) | Etching process utilizing the same positive photoresist layer for two etching steps | |
JPS6413739A (en) | Manufacture of order-made integrated circuit | |
EP0403936A3 (en) | Method for producing a conductive oxide pattern | |
JPS57149738A (en) | Forming method for solid film | |
JPS5629326A (en) | Manufacture of semiconductor device | |
JPS57204165A (en) | Manufacture of charge coupling element | |
JPS5730376A (en) | Manufacture of schottky barrier fet | |
US3756875A (en) | Making semiconductor devices | |
US4255229A (en) | Method of reworking PROMS | |
JPS6459936A (en) | Manufacture of integrated circuit | |
JPS57145327A (en) | Manufacture of semiconductor device | |
US3677847A (en) | Photolithographic etching method for nickel oxide | |
JPS56130951A (en) | Manufacture of semiconductor device | |
JPS6056287B2 (en) | Manufacturing method of semiconductor device | |
JPS5752130A (en) | Forming method for electrode | |
JPS5788732A (en) | Preparation of semiconductor device | |
JPS56167331A (en) | Manufacture of semiconductor device | |
JPS6439027A (en) | Formation of electrode | |
JPS5380167A (en) | Manufacture of semiconductor device | |
JPS5776186A (en) | Sputter etching method | |
JPS6420641A (en) | Manufacture of semiconductor device | |
JPS56133849A (en) | Semiconductor device | |
JPS6450548A (en) | Manufacture of semiconductor device | |
JPS6419728A (en) | Manufacture of semiconductor device | |
JPS57181123A (en) | Manufcture of semiconductor device |