JPH08264683A - 樹脂モールド被覆を備えた半導体デバイス及びその製造方法 - Google Patents

樹脂モールド被覆を備えた半導体デバイス及びその製造方法

Info

Publication number
JPH08264683A
JPH08264683A JP8083046A JP8304696A JPH08264683A JP H08264683 A JPH08264683 A JP H08264683A JP 8083046 A JP8083046 A JP 8083046A JP 8304696 A JP8304696 A JP 8304696A JP H08264683 A JPH08264683 A JP H08264683A
Authority
JP
Japan
Prior art keywords
semiconductor chip
semiconductor device
mold coating
resin mold
metal electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP8083046A
Other languages
English (en)
Other versions
JP2930904B2 (ja
Inventor
Herbert Brunner
ブルンナー ヘルベルト
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Publication of JPH08264683A publication Critical patent/JPH08264683A/ja
Application granted granted Critical
Publication of JP2930904B2 publication Critical patent/JP2930904B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/52Encapsulations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3142Sealing arrangements between parts, e.g. adhesion promotors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0657Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02Details
    • H01L31/0236Special surface textures
    • H01L31/02363Special surface textures of the semiconductor body itself, e.g. textured active layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/20Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate
    • H01L33/22Roughened surfaces, e.g. at the interface between epitaxial layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29111Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/2919Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48617Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
    • H01L2224/48624Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01016Sulfur [S]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01019Potassium [K]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0105Tin [Sn]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01075Rhenium [Re]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015Shape
    • H01L2924/10155Shape being other than a cuboid
    • H01L2924/10156Shape being other than a cuboid at the periphery
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015Shape
    • H01L2924/10155Shape being other than a cuboid
    • H01L2924/10157Shape being other than a cuboid at the active surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/1026Compound semiconductors
    • H01L2924/1032III-V
    • H01L2924/10329Gallium arsenide [GaAs]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12041LED
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12043Photo diode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • H01L2924/183Connection portion, e.g. seal
    • H01L2924/18301Connection portion, e.g. seal being an anchoring portion, i.e. mechanical interlocking between the encapsulation resin and another package part
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00Energy generation through renewable energy sources
    • Y02E10/50Photovoltaic [PV] energy

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Electromagnetism (AREA)
  • Led Device Packages (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Light Receiving Elements (AREA)

Abstract

(57)【要約】 【課題】 半導体チップを備え、その半導体チップ表面
の少なくとも一部が樹脂モールド被覆に接している半導
体デバイスにおいて、半導体チップと樹脂モールド被覆
との間の接着力を高める。 【解決手段】 半導体チップ2の表面と樹脂モールド被
覆8との間に極小歯構造5を設ける。

Description

【発明の詳細な説明】
【0001】
【発明の属する技術分野】この発明は、少なくとも1つ
の金属電極を備えた半導体チップに樹脂モールド被覆が
接している半導体デバイスに関する。
【0002】
【従来の技術】このような半導体デバイスは例えばドイ
ツ連邦共和国特許出願公開第4327133号明細書に
より公知である。この明細書には、発光ダイオードが光
透過性の樹脂モールド被覆を介して光検出半導体チップ
と光結合されている半導体デバイスが記載されている。
光透過性の樹脂モールド被覆は発光ダイオード及び光検
出半導体チップの表面に直接設けられている。
【0003】例えばエポキシ樹脂のような公知のモール
ド被覆樹脂と半導体材料の熱膨張率は非常に異なってい
る(例えば、αth(エポキシ樹脂)=60〜200*1
-6-1、αth(GaAs)=6*10-6-1、α
th(Si)=2.5*10-6-1)。従って、通常、半
導体デバイスの使用中に生ずる温度変動の際半導体デバ
イスには機械的な応力が発生する。時間の経過とともに
この機械的応力負荷、従ってこれに伴う半導体チップと
モールド樹脂との間の境界面におけるせん断応力により
樹脂モールド被覆が半導体チップから剥離することがあ
る。樹脂モールド被覆の剥離はしかしながら多くの場合
半導体デバイスの機能特性の明らかな劣化をもたらす。
例えば光信号を送信及び/又は受信するための半導体デ
バイスにおいては半導体チップからの樹脂モールド被覆
の剥離は著しい光損失を招く。
【0004】従って、半導体チップと樹脂モールド被覆
との間の接着強度を高める対策が必要となる。
【0005】半導体チップと樹脂モールド被覆との間の
接着強度を高めるための公知の対策としては、 ・樹脂モールド被覆材料の熱膨張率を適合させる、 ・半導体表面を、例えばプラズマ浄化により活性化す
る、 ・半導体チップと樹脂モールド被覆との間に中間層を設
ける、 等の方法がある。
【0006】例えばエポキシ樹脂のような樹脂モールド
被覆材料の熱膨張率を適当に整合させることは、従来、
充填材を添加することによって行われていた。公知の充
填材は金属粉末、金属酸化物、金属炭酸塩及び金属珪酸
塩である。しかしこのような充填材は熱膨張率の他に樹
脂モールド被覆材料の光透過性をも損なうので、このよ
うな充填材の使用はこれらの特性が余り重要でない役割
を果たしている場合にしか可能でない。
【0007】また、半導体表面を活性化すること或いは
半導体表面と樹脂モールド被覆との間に接着仲介層とし
て中間層を設けることも、このために付加的な面倒な工
程が必要であるという欠点を伴う。
【0008】
【発明が解決しようとする課題】従って、本発明の課題
は、上述のような対策のいずれをも必要とせずに、半導
体チップと樹脂モールド被覆との間の接着力が大きい半
導体デバイスを開発することにある。
【0009】
【課題を解決するための手段】この課題は、半導体チッ
プの表面の少なくとも金属電極によって覆われていない
部分領域が、半導体チップと樹脂モールド被覆との間に
極小歯構造を形成する粗面部を備えていることによって
解決される。
【0010】このような極小歯構造によって、一方で
は、半導体チップの表面が樹脂モールド被覆に接してい
る面が増大される。他方では、極小歯構造は機械的応力
を半導体チップ及び樹脂モールド被覆の中に分散するよ
うに働く。この2つの要因により半導体チップ及び樹脂
モールド被覆の間の接触面におけるせん断応力の有効な
減少が達成される。
【0011】
【実施例】この発明を図面に示す実施例を参照して詳細
に説明する。図1はこの発明による半導体デバイス、例
えば発光ダイオードの断面を示す。
【0012】システム基板の接続導体片1に、その上面
及び下面にそれぞれ1つの金属電極3、4を備えた半導
体チップ2が配置されている。半導体チップ2は例えば
Alx Ga1-x As、Inx Ga1-x As、Si或いは
SiCからなる。金属電極3、4はアルミニウム、アル
ミニウムベース合金或いは他の非貴金属材料からなる。
半導体チップ2は金属電極3、4を備えていない表面に
例えばエッチングにより作られる歯構造5を備えてい
る。金属電極3は例えばPb/Snろうにより接続導体
片1に電気的に接続されている。金属電極4はボンディ
ングワイヤ6、例えば金導線により接続導体片7に電気
的に接続されている。半導体チップ2、金属電極3、
4、ボンディングワイヤ6及び接続導体片1、7の部分
領域は光透過性の例えばエポキシ樹脂からなる樹脂モー
ルド被覆8により囲まれている。
【0013】極小歯構造5により半導体チップ2への樹
脂モールド被覆8の接着強度が改善されるとともに、光
送信及び/又は受信半導体チップの場合、半導体チップ
2と樹脂モールド被覆8との間の境界面における全反射
損失が減少することにより光の結合及び/又は減結合も
改善される。
【0014】上述の半導体デバイスの製造方法は例えば
以下の連続工程により行われる。 a)半導体チップ2、例えば発光ダイオード或いはフォ
トダイオードを製造する。 b)金属電極3、4を例えば蒸着により形成する。 c)極小歯構造5を例えば半導体チップ2の表面をエッ
チングすることにより形成する。 d)金属電極3、4及び極小歯構造5を備えた半導体チ
ップ2を接続導体片1或いはシステム基板の島に、例え
ば接着或いはろう付けにより接合する。 e)リード線6を金属電極4及び接続導体片7にボンデ
ィング接続する。 f)極小歯構造5、金属電極3、4を備えた半導体チッ
プ2、リード線6及び接続導体片1、7の部分領域をモ
ールド樹脂で被覆する。このモールド樹脂での被覆は、
モールド樹脂が極小歯構造5の中に侵入し、この部分を
満たし次いで硬化するように行われる。これにより極小
歯構造5が半導体チップ2と樹脂モールド被覆8との間
に形成される。モールド被覆方法としては例えば射出成
形が使用される。
【0015】極小歯構造5を、例えば1つ或いは複数の
Alx Ga1-x Asの膜(0≦x≦1)からなり、非貴
金属材料、例えばアルミニウム或いはアルミニウムベー
ス合金のような材料からなる金属電極3、4を備えた半
導体チップ2の上に形成する方法は、例えば次の連続工
程により行われる。 a)半導体チップ2の表面を、場合によっては市販の洗
剤を加えて、親水性の半導体表面を形成するために予備
洗浄する。 b)半導体チップ2の表面を例えば硝酸(65%)でエ
ッチングする。このときアルミニウムの含有量xに応じ
てエッチングのための温度及びエッチング時間を整合さ
せる必要がある。アルミニウムの含有量が0.30≦x
≦0.4に対してエッチング時間は温度25±5℃のと
き例えば15乃至30秒である。
【0016】さらに、極小歯構造5を、例えば1つ或い
は複数のAlx Ga1-x Asの膜(0≦x≦0.4)か
らなり、非貴金属材料、例えばアルミニウム或いはアル
ミニウムベース合金のような材料からなる金属電極3、
4を備えた半導体チップ2の上に形成する他の方法は、
例えば次の連続工程を備える。 a)半導体チップ2を製造する。 b)金属電極3、4を形成する。 c)半導体チップ2の表面を、場合によっては市販の洗
剤を加えて、親水性の半導体表面を形成するために例え
ば水洗により予備洗浄する。 d)過酸化水(≧30%)及びフッ酸(≧40%)から
なる混合エッチング液(1000:6)で1乃至2.5
分間粗面化エッチングする。 e)希釈鉱物酸、例えば硫酸(15%)で、35℃で1
乃至2分間再エッチングする。
【0017】アルミニウムの含有量xに応じて粗面化エ
ッチングは温度及びエッチング時間を整合させる必要が
ある。
【図面の簡単な説明】
【図1】この発明による半導体デバイスの概略断面図。
【符号の説明】
1、7 システム基板の接続導体片 2 半導体チップ 3、4 金属電極 5 極小歯構造 6 リード線(ボンディングワイヤ) 8 樹脂モールド被覆

Claims (4)

    【特許請求の範囲】
  1. 【請求項1】少なくとも1つの金属電極を備えた半導体
    チップに接する樹脂モールド被覆を備え、金属電極
    (3)によって覆われていない少なくとも1つの部分領
    域が、半導体チップ(2)と樹脂モールド被覆(8)と
    の間に極小歯構造(5)を形成する粗面部を備えている
    ことを特徴とする半導体デバイス。
  2. 【請求項2】金属電極(3)がアルミニウムを含むこと
    を特徴とする請求項1記載の半導体デバイス。
  3. 【請求項3】金属電極(3)がアルミニウムベース合金
    からなることを特徴とする請求項1又は2記載の半導体
    デバイス。
  4. 【請求項4】以下の工程、 a)半導体チップ(2)を製造する、 b)金属電極(3、4)を形成する、 c)半導体チップ(2)の表面に極小歯構造(5)を形
    成する、 d)金属電極(3、4)及び極小歯構造(5)を備えた
    半導体チップ(2)をシステム基板の上に取りつける、 e)1つ或いは複数本のリード線(6)を金属電極
    (3、4)及びシステム基板の接続導体片(1、7)に
    ボンディング接続する、 f)半導体チップ(2)、金属電極(3、4)、リード
    線(6)、接続導体片(1、7)の部分領域及び少なく
    ともシステム基板の部分領域を、モールド樹脂が極小歯
    構造(5)に侵入してこれを満たして硬化するように、
    モールドする、 を含むことを特徴とする請求項1乃至3の1つに記載の
    半導体デバイスの製造方法。
JP8083046A 1995-03-15 1996-03-13 樹脂モールド被覆を備えた半導体デバイス及びその製造方法 Expired - Lifetime JP2930904B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE19509262.7 1995-03-15
DE19509262A DE19509262C2 (de) 1995-03-15 1995-03-15 Halbleiterbauelement mit Kunststoffumhüllung und Verfahren zu dessen Herstellung

Publications (2)

Publication Number Publication Date
JPH08264683A true JPH08264683A (ja) 1996-10-11
JP2930904B2 JP2930904B2 (ja) 1999-08-09

Family

ID=7756668

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8083046A Expired - Lifetime JP2930904B2 (ja) 1995-03-15 1996-03-13 樹脂モールド被覆を備えた半導体デバイス及びその製造方法

Country Status (6)

Country Link
US (1) US5742098A (ja)
EP (1) EP0732740A3 (ja)
JP (1) JP2930904B2 (ja)
CN (2) CN1280900C (ja)
DE (1) DE19509262C2 (ja)
TW (1) TW311269B (ja)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6803606B2 (en) 2002-03-20 2004-10-12 Sharp Kabushiki Kaisha Light emitting device and manufacturing method thereof
JP2004304081A (ja) * 2003-03-31 2004-10-28 Fujitsu Ltd 半導体チップ、半導体装置及びその製造方法
KR100810441B1 (ko) * 2006-02-03 2008-03-07 비아이 이엠티 주식회사 멀티미디어 카드 케이스의 사출성형을 위한 금형
WO2014181766A1 (ja) * 2013-05-07 2014-11-13 ピーエスフォー ルクスコ エスエイアールエル 半導体装置及び半導体装置の製造方法

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000195984A (ja) * 1998-12-24 2000-07-14 Shinko Electric Ind Co Ltd 半導体装置用キャリア基板及びその製造方法及び半導体装置及びその製造方法
DE19943406C2 (de) 1999-09-10 2001-07-19 Osram Opto Semiconductors Gmbh Lichtemissionsdiode mit Oberflächenstrukturierung
US6448589B1 (en) 2000-05-19 2002-09-10 Teccor Electronics, L.P. Single side contacts for a semiconductor device
DE10118231A1 (de) 2001-04-11 2002-10-17 Heidenhain Gmbh Dr Johannes Optoelektronische Baulelmentanordnung und Verfahren zur Herstellun einer oploelektronischen Bauelementanordnung
US6879050B2 (en) * 2003-02-11 2005-04-12 Micron Technology, Inc. Packaged microelectronic devices and methods for packaging microelectronic devices
DE10310842B4 (de) * 2003-03-11 2007-04-05 Infineon Technologies Ag Elektronisches Bauteil mit Halbleiterchip und Kunststoffgehäuse
US6862162B2 (en) * 2003-04-23 2005-03-01 Teccor Electronics, Lp Thyristor circuit providing overcurrent protection to a low impedance load
US7777235B2 (en) * 2003-05-05 2010-08-17 Lighting Science Group Corporation Light emitting diodes with improved light collimation
US20070013057A1 (en) * 2003-05-05 2007-01-18 Joseph Mazzochette Multicolor LED assembly with improved color mixing
DE10338078B4 (de) * 2003-08-19 2008-10-16 Infineon Technologies Ag Halbleiterelement mit verbesserten Haftungseigenschaften der nichtmetallischen Oberflächen und Verfahren zu dessen Herstellung
US7915085B2 (en) 2003-09-18 2011-03-29 Cree, Inc. Molded chip fabrication method
DE10347320A1 (de) * 2003-10-08 2005-05-19 Infineon Technologies Ag Anordnung eines auf einem Substrat aufbauenden Chip-Packages und Substrat zur Herstellung desselben
DE10347621A1 (de) * 2003-10-09 2005-05-25 Infineon Technologies Ag Substratbasiertes Package für integrierte Schaltkreise
DE102004038404B4 (de) * 2004-08-07 2021-01-07 Deere & Company Einrichtung zur selbsttätigen Einstellung der Schnitthöhe eines Erntevorsatzes zur Ernte stängelartiger Pflanzen
KR101077769B1 (ko) 2004-12-27 2011-10-27 서울옵토디바이스주식회사 발광 소자 및 이의 제조 방법
CN100342352C (zh) 2005-03-14 2007-10-10 北京邦诺存储科技有限公司 一种可扩充的高速存储网络缓存***
US8969908B2 (en) 2006-04-04 2015-03-03 Cree, Inc. Uniform emission LED package
US7943952B2 (en) 2006-07-31 2011-05-17 Cree, Inc. Method of uniform phosphor chip coating and LED package fabricated using method
US10295147B2 (en) 2006-11-09 2019-05-21 Cree, Inc. LED array and method for fabricating same
JP5380774B2 (ja) * 2006-12-28 2014-01-08 日亜化学工業株式会社 表面実装型側面発光装置及びその製造方法
US9024349B2 (en) 2007-01-22 2015-05-05 Cree, Inc. Wafer level phosphor coating method and devices fabricated utilizing method
US8232564B2 (en) 2007-01-22 2012-07-31 Cree, Inc. Wafer level phosphor coating technique for warm light emitting diodes
US9159888B2 (en) 2007-01-22 2015-10-13 Cree, Inc. Wafer level phosphor coating method and devices fabricated utilizing method
US10505083B2 (en) 2007-07-11 2019-12-10 Cree, Inc. Coating method utilizing phosphor containment structure and devices fabricated using same
US8167674B2 (en) 2007-12-14 2012-05-01 Cree, Inc. Phosphor distribution in LED lamps using centrifugal force
US9041285B2 (en) 2007-12-14 2015-05-26 Cree, Inc. Phosphor distribution in LED lamps using centrifugal force
US8878219B2 (en) 2008-01-11 2014-11-04 Cree, Inc. Flip-chip phosphor coating method and devices fabricated utilizing method
US8637883B2 (en) 2008-03-19 2014-01-28 Cree, Inc. Low index spacer layer in LED devices
JP4525786B2 (ja) * 2008-03-31 2010-08-18 Tdk株式会社 電子部品及び電子部品モジュール
US10546846B2 (en) 2010-07-23 2020-01-28 Cree, Inc. Light transmission control for masking appearance of solid state light sources
US9166126B2 (en) 2011-01-31 2015-10-20 Cree, Inc. Conformally coated light emitting devices and methods for providing the same
CN109935949B (zh) * 2019-04-02 2021-06-01 中国电子科技集团公司第三十八研究所 一种微波多层电路中金丝键合宽带匹配结构及其设计方法
EP4293715A1 (en) * 2022-06-15 2023-12-20 Nexperia B.V. A method for manufacturing a semiconductor package assembly as well as such semiconductor package assembly

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59163841A (ja) * 1983-03-08 1984-09-14 Toshiba Corp 樹脂封止型半導体装置
JPS62213267A (ja) * 1986-03-14 1987-09-19 Olympus Optical Co Ltd 固体撮像素子
JPH04359529A (ja) * 1991-06-06 1992-12-11 Hitachi Ltd 樹脂封止型半導体装置

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DD251905A (ja) *
JPS57210637A (en) * 1981-06-18 1982-12-24 Mitsubishi Electric Corp Semiconductor device
JPS59175776A (ja) * 1983-03-26 1984-10-04 Toshiba Corp 半導体発光素子の高出力化処理方法
US4712129A (en) * 1983-12-12 1987-12-08 Texas Instruments Incorporated Integrated circuit device with textured bar cover
WO1989001873A1 (en) * 1987-08-26 1989-03-09 Matsushita Electric Industrial Co., Ltd. Integrated circuit device and method of producing the same
JP2953468B2 (ja) * 1989-06-21 1999-09-27 三菱化学株式会社 化合物半導体装置及びその表面処理加工方法
US5164815A (en) * 1989-12-22 1992-11-17 Texas Instruments Incorporated Integrated circuit device and method to prevent cracking during surface mount
JPH0563112A (ja) * 1991-09-03 1993-03-12 Sony Corp 半導体装置
US5249732A (en) * 1993-02-09 1993-10-05 National Semiconductor Corp. Method of bonding semiconductor chips to a substrate
DE4305296C3 (de) * 1993-02-20 1999-07-15 Vishay Semiconductor Gmbh Verfahren zum Herstellen einer strahlungsemittierenden Diode
DE4327133B4 (de) * 1993-08-12 2006-07-13 Vishay Europe Gmbh Verfahren zum Aufbringen eines optischen Koppelmediums
DE19506323A1 (de) * 1995-02-23 1996-08-29 Siemens Ag Halbleitervorrichtung mit aufgerauhter Halbleiteroberfläche

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59163841A (ja) * 1983-03-08 1984-09-14 Toshiba Corp 樹脂封止型半導体装置
JPS62213267A (ja) * 1986-03-14 1987-09-19 Olympus Optical Co Ltd 固体撮像素子
JPH04359529A (ja) * 1991-06-06 1992-12-11 Hitachi Ltd 樹脂封止型半導体装置

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6803606B2 (en) 2002-03-20 2004-10-12 Sharp Kabushiki Kaisha Light emitting device and manufacturing method thereof
JP2004304081A (ja) * 2003-03-31 2004-10-28 Fujitsu Ltd 半導体チップ、半導体装置及びその製造方法
JP4495916B2 (ja) * 2003-03-31 2010-07-07 富士通マイクロエレクトロニクス株式会社 半導体チップの製造方法
KR100810441B1 (ko) * 2006-02-03 2008-03-07 비아이 이엠티 주식회사 멀티미디어 카드 케이스의 사출성형을 위한 금형
WO2014181766A1 (ja) * 2013-05-07 2014-11-13 ピーエスフォー ルクスコ エスエイアールエル 半導体装置及び半導体装置の製造方法

Also Published As

Publication number Publication date
CN1138216A (zh) 1996-12-18
EP0732740A3 (de) 1998-09-16
CN1280900C (zh) 2006-10-18
TW311269B (ja) 1997-07-21
US5742098A (en) 1998-04-21
EP0732740A2 (de) 1996-09-18
DE19509262C2 (de) 2001-11-29
CN1905169A (zh) 2007-01-31
DE19509262A1 (de) 1996-09-19
JP2930904B2 (ja) 1999-08-09

Similar Documents

Publication Publication Date Title
JPH08264683A (ja) 樹脂モールド被覆を備えた半導体デバイス及びその製造方法
US6943378B2 (en) Opto-coupler
US8852969B2 (en) Fabrication of compact opto-electronic component packages
US6661089B2 (en) Semiconductor package which has no resinous flash formed on lead frame and method for manufacturing the same
US5483098A (en) Drop-in heat sink package with window frame flag
JP3657270B2 (ja) 半導体デバイスの製造方法
US7030496B2 (en) Semiconductor device having aluminum and metal electrodes and method for manufacturing the same
JP2560205B2 (ja) 電力素子用プラスチックパッケージ構造及びその組立方法
US20050214968A1 (en) Method for fixing a semiconductor chip in a plastic housing body, optoelectronic semiconductor component
JP3014045B2 (ja) 光信号交換手段を備えた半導体装置
JPS59191353A (ja) 多層配線構造を有する電子装置
KR0148080B1 (ko) 반도체 리드프레임 제조방법 및 그를 이용한 반도체 칩 패키지 제조방법
US20050078434A1 (en) Substrate for a semiconductor device
US4974052A (en) Plastic packaged semiconductor device
US20080296520A1 (en) Optical coupling device
JPH11354710A (ja) 半導体装置
JPH09293905A (ja) 半導体素子及びその製造方法
JPH06120406A (ja) 半導体装置
JP2002324912A (ja) 発光ダイオードチップ及びこれを用いた発光ダイオードランプ
JPS62247575A (ja) 光結合素子の製造方法
JPH06196824A (ja) 半導体素子の製造方法
EP3422426A1 (en) Led device and a method of manufacturing the led device
KR200179421Y1 (ko) 적층형 반도체 패캐이지
JPH065646A (ja) 樹脂封止半導体装置およびその製造方法
JPH05267358A (ja) 半導体素子

Legal Events

Date Code Title Description
A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 19980623

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 19990413

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090521

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100521

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100521

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110521

Year of fee payment: 12

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110521

Year of fee payment: 12

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120521

Year of fee payment: 13

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120521

Year of fee payment: 13

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130521

Year of fee payment: 14

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130521

Year of fee payment: 14

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term