JPH0581117A - Storage element - Google Patents
Storage elementInfo
- Publication number
- JPH0581117A JPH0581117A JP3245348A JP24534891A JPH0581117A JP H0581117 A JPH0581117 A JP H0581117A JP 3245348 A JP3245348 A JP 3245348A JP 24534891 A JP24534891 A JP 24534891A JP H0581117 A JPH0581117 A JP H0581117A
- Authority
- JP
- Japan
- Prior art keywords
- initialization
- instruction
- line
- storing part
- read
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Static Random-Access Memory (AREA)
Abstract
Description
【0001】[0001]
【産業上の利用分野】本発明は記憶素子に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a memory device.
【0002】[0002]
【従来の技術】従来の記憶素子は、図2に示すように書
込み指示線4から書込み指示信号を入力して書込み制御
線5から書込み動作を行う書込み機能部1と、読出し指
示線6から読出し指示信号を入力して読出し制御線7か
ら読出し動作を行う読出し機能部2と、特定の状態を記
憶する記憶部3とを有している。2. Description of the Related Art As shown in FIG. 2, a conventional memory element has a write function section 1 for inputting a write instruction signal from a write instruction line 4 to perform a write operation from a write control line 5, and a read function line 6 for reading. It has a read function unit 2 that inputs an instruction signal and performs a read operation from the read control line 7, and a storage unit 3 that stores a specific state.
【0003】次に動作について説明する。従来の記憶素
子には、初期設定機能を有しないため、電源投入時、記
憶部3の状態は不定状態となる。初期設定の必要な装置
では、ソフトウェア又はファームウェアにより記憶部3
の全領域に特定データで書込み動作を行う。Next, the operation will be described. Since the conventional storage element does not have an initial setting function, the state of the storage unit 3 becomes indefinite when the power is turned on. For devices that require initial settings, the storage unit 3 can be configured by software or firmware.
Writing operation is performed with specific data in all areas.
【0004】[0004]
【発明が解決しようとする課題】この従来の記憶素子で
は、電源投入時、記憶部の状態は不定であった。又、ソ
フトウェアやファームウェアで記憶部全領域に特定デー
タを書込むには、長い時間を必要とするだけでなくプロ
グラムが走らなければならないという条件が必要とな
る。In this conventional storage element, the state of the storage section was indefinite when the power was turned on. Further, in order to write the specific data in the entire area of the storage unit by software or firmware, not only a long time is required, but also a condition that the program has to run is required.
【0005】[0005]
【課題を解決するための手段】本発明の記憶素子は、特
定の状態を記憶する記憶部と、初期設定指示信号を入力
して前記記憶部に初期設定動作を行う初期設定機能部
と、書込み指示信号を入力して前記記憶部に書込み動作
を行う書込み機能部と、読出し指示信号を入力して前記
記憶部に読出し動作を行う読出し機能部とを有する構成
である。A storage element of the present invention includes a storage section for storing a specific state, an initial setting function section for inputting an initial setting instruction signal to perform an initial setting operation in the storage section, and a writing section. It is configured to have a write function unit that inputs an instruction signal and performs a write operation in the storage unit, and a read function unit that inputs a read instruction signal and performs a read operation in the storage unit.
【0006】[0006]
【実施例】次に本発明について図面を参照して説明す
る。The present invention will be described below with reference to the drawings.
【0007】図1は本発明の一実施例の記憶素子の機能
ブロック図である。本発明の記憶素子は、特定の状態を
記憶する記憶部3と、初期設定指示信号を入力して記憶
部3に初期設定動作を行う初期設定機能部10と、書込
み指示信号を入力して記憶部3に書込み動作を行う書込
み機能部1と、読出し指示信号を入力して記憶部3に読
出し動作を行う読出し機能部2とを備える。FIG. 1 is a functional block diagram of a storage element according to an embodiment of the present invention. The storage element of the present invention includes a storage unit 3 that stores a specific state, an initial setting function unit 10 that inputs an initial setting instruction signal to perform an initial setting operation in the storage unit 3, and a writing instruction signal that is input and stored. The unit 3 includes a write function unit 1 that performs a write operation, and a read function unit 2 that inputs a read instruction signal and performs a read operation in the storage unit 3.
【0008】以下に動作を説明する。書込み指示線4に
より、書込み指示があった時、書込み機能部1は書込み
制御線4で記憶部3への書込み制御を行う。記憶部3
は、書込み機能部1からの書込み制御によりアドレス信
号線8で指定された番地にデータ信号線9で指定された
データを記憶する。The operation will be described below. When a writing instruction is given through the writing instruction line 4, the writing function unit 1 controls writing into the storage unit 3 through the writing control line 4. Storage unit 3
Stores the data specified by the data signal line 9 at the address specified by the address signal line 8 under the write control from the write function unit 1.
【0009】読出し指示線6により、読出し指示があっ
た時、読出し機能部2は読出し制御線7で記憶部3から
のデータ読出し制御を行う。記憶部3は、読出し機能部
2からの読出し制御によりアドレス信号線8で指定され
た番地の記憶内容をデータ信号線9に出力する。When there is a read instruction from the read instruction line 6, the read function unit 2 controls the data read from the storage unit 3 using the read control line 7. The storage unit 3 outputs the storage content of the address designated by the address signal line 8 to the data signal line 9 under the read control from the read function unit 2.
【0010】初期設定指示線11により、初期設定指示
があった時、初期設定機能部10は、初期設定制御線1
2で記憶部3への初期設定制御を行う。記憶部3は、初
期設定制御により、すべての入力信号に無関係に、ある
特定の状態にする。ここでいうある特定の状態とは、初
期設定指示線11で指示されるもので、例えば、記憶部
全領域に「0」状態指示,記憶部全領域に「1」状態指
示,記憶部特性領域に「0」状態指示,記憶部特定領域
に「1」状態指示,記憶部全領域に特定データ状態指示
及び記憶部特定領域に特定データ状態指示等があげられ
る。When there is an initial setting instruction from the initial setting instruction line 11, the initial setting function unit 10 is
In step 2, initial setting control for the storage unit 3 is performed. The storage unit 3 is brought into a specific state by initialization control regardless of all input signals. The certain state referred to here is designated by the initial setting instruction line 11, and, for example, a “0” state instruction is given to the entire storage area, a “1” state instruction is given to the entire storage area, and a storage area characteristic area. The "0" state instruction, the "1" state instruction for the storage unit specific area, the specific data state instruction for the entire storage unit area, the specific data state instruction for the storage unit specific area, and the like.
【0011】[0011]
【発明の効果】以上説明したように本発明は、電源投入
時の記憶素子の状態を特定することができ、又、短時間
で記憶素子の状態を初期設定することができる。しか
も、ソフトウェアやファームウェアを持たない回路でも
記憶素子の初期設定ができるという効果を有する。As described above, according to the present invention, the state of the storage element when the power is turned on can be specified, and the state of the storage element can be initialized in a short time. Moreover, there is an effect that the memory element can be initialized even in a circuit having no software or firmware.
【図1】本発明の一実施例の機能ブロック図である。FIG. 1 is a functional block diagram of an embodiment of the present invention.
【図2】従来の記憶素子の機能ブロック図である。FIG. 2 is a functional block diagram of a conventional storage element.
1 書込み機能部 2 読出し機能部 3 記憶部 4 書込み指示線 5 書込み制御線 6 読出し指示線 7 読出し制御線 8 アドレス信号線 9 データ信号線 10 初期設定機能部 11 初期設定指示線 12 初期設定制御線 DESCRIPTION OF SYMBOLS 1 write function part 2 read function part 3 storage part 4 write instruction line 5 write control line 6 read instruction line 7 read control line 8 address signal line 9 data signal line 10 initial setting function part 11 initial setting instruction line 12 initial setting control line
Claims (1)
定指示信号を入力して前記記憶部に初期設定動作を行う
初期設定機能部と、書込み指示信号を入力して前記記憶
部に書込み動作を行う書込み機能部と、読出し指示信号
を入力して前記記憶部に読出し動作を行う読出し機能部
とを有することを特徴とする記憶素子。1. A storage unit for storing a specific state, an initial setting function unit for inputting an initial setting instruction signal to perform an initial setting operation in the storage unit, and a write instruction signal for writing to the storage unit. A storage element having a write function unit that performs an operation and a read function unit that inputs a read instruction signal and performs a read operation in the storage unit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3245348A JPH0581117A (en) | 1991-09-25 | 1991-09-25 | Storage element |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3245348A JPH0581117A (en) | 1991-09-25 | 1991-09-25 | Storage element |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0581117A true JPH0581117A (en) | 1993-04-02 |
Family
ID=17132339
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3245348A Pending JPH0581117A (en) | 1991-09-25 | 1991-09-25 | Storage element |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0581117A (en) |
-
1991
- 1991-09-25 JP JP3245348A patent/JPH0581117A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0315212B2 (en) | ||
KR19980054349A (en) | Optional automatic setting circuit | |
JPH0581117A (en) | Storage element | |
JPH0620185Y2 (en) | Small electronic devices | |
JP2956077B2 (en) | Control memory circuit | |
JPH04105110A (en) | Power controller | |
JP2919357B2 (en) | CPU interface circuit | |
KR0171173B1 (en) | One-chip microcomputer | |
JPH04195513A (en) | Keyboard | |
JP2000276347A (en) | Portable electronic apparatus | |
JPH02128260A (en) | Memory data checking system at the time of turning on/ off power source | |
JPH04267448A (en) | Microcomputer | |
JPH05173715A (en) | Input/output circuit | |
JPS5839343A (en) | Initial starting device for plural systems | |
JPH0498548A (en) | Address decoder circuit | |
JPH04304532A (en) | Computer provided with debugging function for rom program | |
JPH0460821A (en) | Storage holding device | |
JPH01279353A (en) | Initialization system for extended board | |
JPH0553922A (en) | Memory card access device | |
JPH07311705A (en) | Memory system | |
JPH01205257A (en) | Integrated circuit | |
JPH02170254A (en) | Peripheral controller | |
JPH06295279A (en) | Extended board, computer main body, and computer external interface device | |
JPS63141116A (en) | Initialization circuit for personal computer | |
JPH09319593A (en) | Interruption control circuit |