JPH03270029A - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPH03270029A
JPH03270029A JP2070190A JP7019090A JPH03270029A JP H03270029 A JPH03270029 A JP H03270029A JP 2070190 A JP2070190 A JP 2070190A JP 7019090 A JP7019090 A JP 7019090A JP H03270029 A JPH03270029 A JP H03270029A
Authority
JP
Japan
Prior art keywords
film
interlayer film
diffusion layer
bonding
ball
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2070190A
Other languages
English (en)
Inventor
Tatsuo Negoro
根来 達雄
Kazuhiro Yamada
和浩 山田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP2070190A priority Critical patent/JPH03270029A/ja
Publication of JPH03270029A publication Critical patent/JPH03270029A/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/0212Auxiliary members for bonding areas, e.g. spacers
    • H01L2224/02122Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
    • H01L2224/02163Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
    • H01L2224/02165Reinforcing structures
    • H01L2224/02166Collar structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05005Structure
    • H01L2224/05009Bonding area integrally formed with a via connection of the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05075Plural internal layers
    • H01L2224/0508Plural internal layers being stacked
    • H01L2224/05082Two-layer arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05556Shape in side view
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05556Shape in side view
    • H01L2224/05558Shape in side view conformal layer on a patterned surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4807Shape of bonding interfaces, e.g. interlocking features
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4845Details of ball bonds
    • H01L2224/48451Shape
    • H01L2224/48453Shape of the interface with the bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48799Principal constituent of the connecting portion of the wire connector being Copper (Cu)
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852Applying energy for connecting
    • H01L2224/85201Compression bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は半導体装置に関し、特に半導体チップにリード
線をボールボンディングして外部リードを接続するボン
ディングパッドを有する半導体装置に関する。
〔従来の技術〕
従来の半導体装置のボンディングパッドは、Si上又は
熱酸化、気相成長等により形成された絶縁膜上に蒸着、
スパッタ法により形成された1〜6μmのA!2薄膜に
より形成されている。
第3図はこの構造を示したものであり、半導体チップの
基板1内のベース拡散層2に包含されるエミッタ拡散層
3が形成され、エミッタ拡散層3の表面の一部にエミッ
タ電極となるA1薄膜4が形成されている。
又、多層配線構造を取る半導体装置で高耐圧素子からの
配線は、多層配線の最上層でボンディングパッドまで引
き出すと高温高湿BTテスト等でA(腐食を起す。従っ
て、高耐圧素子からボンディングパッドへの引き出しは
、第2層以下の配線が用いられ、しかも、カバー膜より
内側に入れることにより、水分の浸入を防ぐ方法がとら
れている。
第4図はこの構造を示したものであり、半導体チップの
基板1上に絶縁膜8を介して第1Affl119が形成
され、第1Affl膜9上に形成された層間膜6の開口
部に第1A、R膜9とオーミック接触して第2Affl
膜11のボンディングパッドが形成されている。
最上層には、カバー膜10が形成されているが、層間膜
6がカバー膜10より内側に入れであるので、段差部に
おいてボンディングにより層間膜6にしばしばクラック
12の発生が認められた。
〔発明が解決しようとする課題〕
上述した従来の半導体チップ表面のボンディングパッド
では、コストダウンの為、ボンディング線をAu線から
Cu線へ変えると、CuボールはAuボールよりも硬度
、軟化温度が高い為、ボール熱圧着時にボール直下の八
(膜が剥離されて半導体チップに与えるダメージが大き
いという欠点があった。
又、多層配線構造では、層間膜がカバー膜より内側に入
れてあり、段差部において、ボンディングにより層間膜
にクラックが発生するという欠点があった。
本発明の目的は、ボール熱圧着時に半導体チップ表面に
ダメージを与えることがなく、又、層間膜にクラックの
発生がない半導体装置を提供することにある。
〔課題を解決するための手段〕
本発明は、半導体基板の一主面に少くともデバイスの一
部を形成し、該デバイスの端子にオーミックコンタクト
した金属により電極を取り出し、それぞれの前記金属の
一端にリード線をボールボッディングして外部リードを
接続するボンデインクパッドを有する半導体装置におい
て、少くとも一層の層間膜を有し、かつ、該層間膜のボ
ンディングボール径よりも小さい少くとも1個のコンタ
クト穴を通して前記層間膜下の配線金属とデバイス形成
用拡散表面のいずれか一方と前記層間膜上のボンデイン
クパッド用金属が電気的に接続されている。
〔実施例〕
次に、本発明の実施例について図面を参照して説明する
第1図は本発明の第1の実施例の要部断面図である。
第1の実施例は、第1図に示すように、半導体チップの
基板1内には、ベース拡散層2内に包含されるエミッタ
拡散層3が形成されている。
エミッタ拡散層3の表面のボンディングエリアには、例
えば、60μmのボール径よりも小さな例えば、直径2
0μmのコンタクト穴5を有する5 000Aの熱酸化
膜である5i02膜からなる層間pA6を形成し、その
上にエミッタ電極となるA1薄膜4を蒸着により形成す
る。エミッタ拡散層3との電気的接続は、層間M6のコ
ンタクト穴5を介して行われる。
上記構造のエミッタ電極となるAη薄膜4上にCuボー
ルが圧着された時のストレスは、層間膜6によって緩和
される。
第2図(a)、(b)は本発明の第2の実施例の要部平
面図及びA−A’線断面図である。
第2の実施例は、第2図(a)、(b)に示すように、
基板を上には、絶縁膜8を介して第1A(膜9が形成さ
れ、第1Aβ膜9の上には、層間@6が形成されている
。層間膜6には、Cuボール7の中心を囲んで放射状に
コンタクト漬15が形成され、層間膜6の上には、ボン
ディング面を平坦にすると同時に、たとえ層間膜6にク
ラック12が入っても進行を阻止できる構造に第2六ρ
膜11が形成され、第1A々膜9とオーミック接触させ
ている。
更に、第2Aρ膜11は、ボンディングエリアを残して
カバー膜10に被覆されているが、水分の浸入を防止す
る為に、最外周のコンタクト溝15は、カバーpA10
の内周よりも内側の位置に形成されている。
〔発明の効果〕
以上説明したように本発明は、ボンディングエリア内の
第1A4M上にコンタクト穴、または、コンタクト溝を
有する層間膜を形成することにより、次に列挙する効果
がある。
1)Cuボール熱圧着時のストレスを緩和し、半導体チ
ップ表面や拡散接合部のダメージを防止できる。
2)層間膜のクラックを防止し、高温高温試験、さらに
は、加圧加湿バイアス試験にも耐える半導体装置を提供
できる。
の半導体装置の一例の要部断面図、第4図は従来の半導
体装置の他の例の要部断面図である。
1・・・基板、2・・・ベース拡散層、3・・・エミッ
タ拡散層、4・・・A1薄膜、5・・・コンタクト穴、
6・・・層間膜、7・・・Cuボール、8・・・絶縁膜
、9・・・第1A1膜、10・・・カバー膜、11・・
・第2AA膜、12・・・クラック、15・・・コンタ
クト溝。

Claims (1)

  1. 【特許請求の範囲】 1、半導体基板の一主面に少くともデバイスの一部を形
    成し、該デバイスの端子にオーミックコンタクトした金
    属により電極を取り出し、それぞれの前記金属の一端に
    リード線をボールボンディングして外部リードを接続す
    るボンディングパッドを有する半導体装置において、少
    くとも一層の層間膜を有し、かつ、該層間膜のボンディ
    ングボール径よりも小さい少くとも1個のコンタクト穴
    を通して前記層間膜下の配線金属とデバイス形成用拡散
    表面のいずれか一方と前記層間膜上のボンディングパッ
    ド用金属を電気的に接続したことを特徴とする半導体装
    置。 2、前記コンタクト穴が層間膜下の配線金属とデバイス
    形成用拡散表面のいずれか一方を底とし、ボンディング
    ボールの中心を囲んで放射状に形成されたコンタクト溝
    によって構成されていることを特徴とする請求項1記載
    の半導体装置。
JP2070190A 1990-03-19 1990-03-19 半導体装置 Pending JPH03270029A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2070190A JPH03270029A (ja) 1990-03-19 1990-03-19 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2070190A JPH03270029A (ja) 1990-03-19 1990-03-19 半導体装置

Publications (1)

Publication Number Publication Date
JPH03270029A true JPH03270029A (ja) 1991-12-02

Family

ID=13424359

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2070190A Pending JPH03270029A (ja) 1990-03-19 1990-03-19 半導体装置

Country Status (1)

Country Link
JP (1) JPH03270029A (ja)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6396110B1 (en) * 1997-03-28 2002-05-28 Nec Corporation Semiconductor device with multiple emitter contact plugs
JP2006294776A (ja) * 2005-04-08 2006-10-26 Toko Inc ダイオード

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6396110B1 (en) * 1997-03-28 2002-05-28 Nec Corporation Semiconductor device with multiple emitter contact plugs
JP2006294776A (ja) * 2005-04-08 2006-10-26 Toko Inc ダイオード

Similar Documents

Publication Publication Date Title
JP2540652B2 (ja) 半導体装置
JPH06302653A (ja) 半導体装置
JPS60134442A (ja) 半導体デバイス
JPH03270029A (ja) 半導体装置
JPS594853B2 (ja) 半導体装置
JPS59229850A (ja) 半導体装置
JP3211749B2 (ja) 半導体装置のボンディングパッド及びその製造方法
TWI773443B (zh) 半導體結構及其製作方法
JPS6143461A (ja) 薄膜多層配線基板
JPH02168640A (ja) 異なる基板間の接続構造
US20230068160A1 (en) Package carrier and package structure
JP2002164381A (ja) 半導体装置及びその製造方法
TWI479617B (zh) 半導體結構及其製造方法
KR100752885B1 (ko) 반도체 칩 및 반도체 칩의 제조방법
JPH05251497A (ja) 半導体装置
JPH04318944A (ja) 樹脂封止型半導体装置
JP2003100766A (ja) 半導体装置
JPH0969539A (ja) バンプ形成方法及び半導体装置
JPH08167634A (ja) 半導体装置
JP4575928B2 (ja) 半導体装置
JPH07142631A (ja) 半導体装置およびその製造方法
JP4520478B2 (ja) 半導体装置
KR200198274Y1 (ko) 반도체장치의범프
JP2929764B2 (ja) 半導体装置
JP3496372B2 (ja) 半導体集積回路におけるボンディングパッドの構造