JP5580763B2 - 半導体集積回路 - Google Patents
半導体集積回路 Download PDFInfo
- Publication number
- JP5580763B2 JP5580763B2 JP2011044612A JP2011044612A JP5580763B2 JP 5580763 B2 JP5580763 B2 JP 5580763B2 JP 2011044612 A JP2011044612 A JP 2011044612A JP 2011044612 A JP2011044612 A JP 2011044612A JP 5580763 B2 JP5580763 B2 JP 5580763B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- circuit
- internal
- output signal
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Pulse Circuits (AREA)
- Manipulation Of Pulses (AREA)
Description
1B 本発明に係る分周クロック生成回路
BUF1 バッファ回路
BUF10 バッファ回路
FF1 フリップフロップ回路
FF2 フリップフロップ回路
FF10 フリップフロップ回路
INV1 インバータ回路
INV10 インバータ回路
SEL1 セレクタ回路
SEL2 セレクタ回路
SEL10 セレクタ回路
Claims (2)
- 外部制御信号の論理値に基づいて、クロック信号と外部入力信号の何れか一方を選択して内部入力信号とし、
前記クロック信号の立ち下がりで前記内部入力信号をラッチして第1内部出力信号を生成し、
前記クロック信号の立ち上がりで前記内部入力信号をラッチして第2内部出力信号を生成し、
前記クロック信号または前記クロック信号の遅延信号を内部制御信号とし、前記内部制御信号の論理値に基づいて、前記第1内部出力信号または前記第2内部出力信号の何れか一方を選択出力し、選択された一方の前記内部出力信号は、当該選択期間中は信号レベルが変化しないことを特徴とする半導体集積回路。 - 請求項1に記載の前記半導体集積回路の前記外部出力信号の反転信号を、前記外部入力信号とする分周クロック生成回路。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2011044612A JP5580763B2 (ja) | 2011-03-02 | 2011-03-02 | 半導体集積回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2011044612A JP5580763B2 (ja) | 2011-03-02 | 2011-03-02 | 半導体集積回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2012182689A JP2012182689A (ja) | 2012-09-20 |
JP5580763B2 true JP5580763B2 (ja) | 2014-08-27 |
Family
ID=47013500
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2011044612A Expired - Fee Related JP5580763B2 (ja) | 2011-03-02 | 2011-03-02 | 半導体集積回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP5580763B2 (ja) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6591953B2 (ja) * | 2015-12-24 | 2019-10-16 | 旭化成エレクトロニクス株式会社 | 磁気センサ装置および電流センサ装置 |
US10436856B2 (en) | 2015-12-24 | 2019-10-08 | Asahi Kasei Microdevices Corporation | Magnetic sensor apparatus and current sensor apparatus |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3732556B2 (ja) * | 1995-07-26 | 2006-01-05 | 東芝マイクロエレクトロニクス株式会社 | クロック供給回路 |
JP2000013196A (ja) * | 1998-06-25 | 2000-01-14 | Oki Electric Ind Co Ltd | クロック選択回路 |
JP2005038159A (ja) * | 2003-07-14 | 2005-02-10 | Matsushita Electric Ind Co Ltd | 半導体装置及びクロックスキュー調整方法 |
-
2011
- 2011-03-02 JP JP2011044612A patent/JP5580763B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2012182689A (ja) | 2012-09-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8912834B2 (en) | Integrated circuits with dual-edge clocking | |
US7486126B2 (en) | Semiconductor integrated circuit with pulse generation sections | |
US7400160B2 (en) | Semiconductor integrated circuit device, measurement method therefore and measurement system for measuring AC characteristics thereof | |
KR20100135552A (ko) | 입력 클락과 출력 클락의 듀티를 보정하는 지연 동기 루프 | |
US9692399B2 (en) | Digital delay unit and signal delay circuit | |
KR102001692B1 (ko) | 멀티 채널 지연 고정 루프 | |
US9009520B2 (en) | Closed-loop multiphase slew rate controller for signal drive in a computer system | |
JP2007170959A (ja) | 半導体集積回路とその設計方法 | |
EP2122625B1 (en) | Digital data buffer | |
JP5580763B2 (ja) | 半導体集積回路 | |
JP2005100269A (ja) | 半導体集積回路 | |
KR100800139B1 (ko) | 디엘엘 장치 | |
JP2017027204A (ja) | 半導体装置および半導体装置の制御方法 | |
JP2006287163A (ja) | 半導体集積回路 | |
US7119593B2 (en) | Delayed signal generation circuits and methods | |
US20060232314A1 (en) | Phase adjustment device, phase adjustment method, and semiconductor integrated circuit | |
JP2004343291A (ja) | 位相調整回路 | |
KR100619474B1 (ko) | 프로그래머블 클럭 제너레이터 | |
JP2016127602A (ja) | クロック生成装置 | |
JP5741817B2 (ja) | 半導体集積回路 | |
JP2005322075A (ja) | クロック信号出力装置 | |
KR100656444B1 (ko) | 반도체 메모리 장치의 데이터 출력 회로 | |
JP6530288B2 (ja) | 半導体装置および半導体装置のテスト方法 | |
JP2016165056A (ja) | パラレル−シリアル変換回路 | |
JP2008177947A (ja) | 可変レイテンシ回路及び可変レイテンシ回路のレイテンシ制御方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20131001 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20140326 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20140415 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20140528 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20140617 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20140711 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5580763 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
LAPS | Cancellation because of no payment of annual fees |