JP5007017B2 - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法 Download PDFInfo
- Publication number
- JP5007017B2 JP5007017B2 JP2004193554A JP2004193554A JP5007017B2 JP 5007017 B2 JP5007017 B2 JP 5007017B2 JP 2004193554 A JP2004193554 A JP 2004193554A JP 2004193554 A JP2004193554 A JP 2004193554A JP 5007017 B2 JP5007017 B2 JP 5007017B2
- Authority
- JP
- Japan
- Prior art keywords
- region
- film
- gate electrode
- memory
- control gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 118
- 238000004519 manufacturing process Methods 0.000 title claims description 38
- 239000012535 impurity Substances 0.000 claims abstract description 76
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 42
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 42
- 239000010703 silicon Substances 0.000 claims abstract description 42
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims abstract description 27
- 229910052814 silicon oxide Inorganic materials 0.000 claims abstract description 27
- 238000005468 ion implantation Methods 0.000 claims abstract description 14
- 239000000758 substrate Substances 0.000 claims description 59
- 238000003860 storage Methods 0.000 claims description 40
- 238000000034 method Methods 0.000 claims description 30
- 230000015556 catabolic process Effects 0.000 claims description 27
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 23
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 23
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 17
- 229920002120 photoresistant polymer Polymers 0.000 claims description 15
- 238000005229 chemical vapour deposition Methods 0.000 claims description 11
- 125000006850 spacer group Chemical group 0.000 claims description 8
- 238000007254 oxidation reaction Methods 0.000 claims description 6
- 230000003647 oxidation Effects 0.000 claims description 5
- LPQOADBMXVRBNX-UHFFFAOYSA-N ac1ldcw0 Chemical compound Cl.C1CN(C)CCN1C1=C(F)C=C2C(=O)C(C(O)=O)=CN3CCSC1=C32 LPQOADBMXVRBNX-UHFFFAOYSA-N 0.000 abstract 3
- 230000002708 enhancing effect Effects 0.000 abstract 1
- 239000010410 layer Substances 0.000 description 42
- 230000015572 biosynthetic process Effects 0.000 description 23
- 230000002093 peripheral effect Effects 0.000 description 17
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 8
- 230000006870 function Effects 0.000 description 8
- 229910052698 phosphorus Inorganic materials 0.000 description 8
- 239000011574 phosphorus Substances 0.000 description 8
- 229910052785 arsenic Inorganic materials 0.000 description 7
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 7
- 239000002784 hot electron Substances 0.000 description 7
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 6
- 229910052796 boron Inorganic materials 0.000 description 6
- 238000009792 diffusion process Methods 0.000 description 6
- 230000000694 effects Effects 0.000 description 6
- 125000005843 halogen group Chemical group 0.000 description 5
- 238000002347 injection Methods 0.000 description 5
- 239000007924 injection Substances 0.000 description 5
- 125000004429 atom Chemical group 0.000 description 4
- MWUXSHHQAYIFBG-UHFFFAOYSA-N Nitric oxide Chemical compound O=[N] MWUXSHHQAYIFBG-UHFFFAOYSA-N 0.000 description 3
- 230000005684 electric field Effects 0.000 description 3
- 238000002955 isolation Methods 0.000 description 3
- 230000014759 maintenance of location Effects 0.000 description 3
- 230000005641 tunneling Effects 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- -1 Metal Oxide Nitride Chemical class 0.000 description 2
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 2
- 238000000231 atomic layer deposition Methods 0.000 description 2
- 230000003111 delayed effect Effects 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 230000006866 deterioration Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000002513 implantation Methods 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 230000002040 relaxant effect Effects 0.000 description 2
- 229910021332 silicide Inorganic materials 0.000 description 2
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 2
- 229910000838 Al alloy Inorganic materials 0.000 description 1
- KRHYYFGTRYWZRS-UHFFFAOYSA-M Fluoride anion Chemical compound [F-] KRHYYFGTRYWZRS-UHFFFAOYSA-M 0.000 description 1
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 229910001423 beryllium ion Inorganic materials 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 239000012528 membrane Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 238000005121 nitriding Methods 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000001737 promoting effect Effects 0.000 description 1
- 230000003252 repetitive effect Effects 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823842—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different gate conductor materials or different gate conductor implants, e.g. dual gate structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/82385—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different shapes, lengths or dimensions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823857—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823864—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate sidewall spacers, e.g. double spacers, particular spacer material or shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/105—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/40—EEPROM devices comprising charge-trapping gate insulators characterised by the peripheral circuit region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B99/00—Subject matter not provided for in other groups of this subclass
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Description
1)離散的に電荷を蓄積するので、データ保持の信頼性に優れている。
2)窒化シリコン膜を挟む2層の酸化シリコン膜を薄膜化でき、書き込み動作や消去動作を低電圧で行うことができる。
といった利点を備えている。
(a)前記第1領域および前記第2領域の前記半導体基板上に、第1導電膜を形成する工程、
(b)前記(a)工程の後に、前記第1導電膜上に選択的にフォトレジスト膜を形成し、前記第1導電膜をパターニングすることで、前記第1領域に前記不揮発性メモリセルのコントロールゲート電極を形成すると共に、前記第2領域に前記第1MISFETのゲート電極を形成する工程、
(c)前記(b)工程の後に、前記第1領域および前記第2領域の前記半導体基板上に、前記コントロールゲート電極および前記第1MISFETのゲート電極を覆うように、電荷蓄積膜を形成する工程、
(d)前記(c)工程の後に、前記電荷蓄積膜上に第2導電膜を形成する工程、
(e)前記(d)工程の後に、前記第2導電膜を異方性エッチングすることで、前記コントロールゲート電極の側壁、および、前記第1MISFETのゲート電極の側壁にサイドウォール状のメモリゲート電極を形成する工程、
(f)前記(e)工程の後に、前記コントロールゲート電極の一方の側壁に前記メモリゲート電極が残されるように、前記第1領域において前記コントロールゲート電極の他方の側壁の前記メモリゲート電極を除去すると共に、前記第2領域において前記メモリゲート電極を除去する工程、
(g)前記(f)工程の後に、前記第1領域において前記コントロールゲート電極の他方の側壁側の前記電荷蓄積膜を除去すると共に、前記第2領域において前記電荷蓄積膜を除去する工程、
(h)前記(g)工程の後に、前記第1領域において前記コントロールゲート電極の他方の側壁側の前記半導体基板に第1不純物領域を形成する工程、
(i)前記(g)工程の後に、前記第1領域において前記メモリゲート電極の側壁側の前記半導体基板に第2不純物領域を形成する工程、
(j)前記(g)工程の後に、前記第2領域において前記半導体基板に第3不純物領域を形成する工程、
(k)前記(h)〜(j)工程の後に、前記第1領域において前記コントロールゲート電極の他方の側壁、前記メモリゲート電極の側壁、および、前記第1MISFETのゲート電極の側壁に、絶縁膜からなるサイドウォールスペーサを形成する工程、
(l)前記(k)工程の後に、前記第1領域の半導体基板に、前記第1不純物領域と接続し、且つ、前記第1不純物領域よりも高濃度の第4不純物領域を形成し、前記第1領域の半導体基板に、前記第2不純物領域と接続し、且つ、前記第2不純物領域よりも高濃度の第5不純物領域を形成し、前記第2領域の半導体基板に、前記第3不純物領域と接続し、且つ、前記第3不純物領域よりも高濃度の第6不純物領域を形成する工程、
を有し、
前記(b)工程では、前記コントロールゲート電極の高さを、前記コントロールゲート電極のゲート長方向の長さよりも大きくなるように形成し、
前記(d)工程では、前記第2導電膜として、不純物が導入された多結晶シリコン膜をCVD法によって堆積し、
前記(e)工程では、前記メモリゲート電極の高さを、前記メモリゲート電極のゲート長方向の長さよりも大きくなるように形成するものである。
2 p型ウエル
3 n型ウエル
4 n型埋込み層
5 素子分離溝
6、7 ゲート絶縁膜
8 コントロールゲート
8A アンドープドシリコン膜
8n n型シリコン膜
9 メモリゲート
9n n型多結晶シリコン膜
9A アンドープドシリコン膜
10d n+型半導体領域(ドレイン領域)
10s n+型半導体領域(ソース領域)
11d、11s n-型半導体領域(エクステンション領域)
12 サイドウォールスペーサ
13 酸化シリコン膜
14、15 ゲート電極
16 電荷蓄積層
17 n-型半導体領域(エクステンション領域)
18 p-型半導体領域(エクステンション領域)
20 窒化シリコン膜
21 酸化シリコン膜
22 コンタクトホール
23 プラグ
24 n-型半導体領域(エクステンション領域)
25 p-型半導体領域(エクステンション領域)
26 n+型半導体領域(ソース領域、ドレイン領域)
27 p+型半導体領域(ソース領域ソース領域)
28 配線
30〜39 フォトレジスト膜
C1、C2 コントロールトランジスタ
CGL0、CGL1 コントロールゲート線
DL データ線
M1、M2 メモリトランジスタ
MC、MC1、MC2 メモリセル
MGL0、MGL1 メモリゲート線
QHN 高耐圧nチャネル型MISFET
QLN 低耐圧nチャネル型MISFET
QHP 高耐圧pチャネル型MISFET
QLP 低耐圧pチャネル型MISFET
SL ソース線
Claims (6)
- 半導体基板の第1領域に不揮発性メモリセルを有し、前記半導体基板の第2領域に第1MISFETを有する半導体装置の製造方法であって、
(a)前記第1領域および前記第2領域の前記半導体基板上に、第1導電膜を形成する工程、
(b)前記(a)工程の後に、前記第1導電膜上に選択的にフォトレジスト膜を形成し、前記第1導電膜をパターニングすることで、前記第1領域に前記不揮発性メモリセルのコントロールゲート電極を形成すると共に、前記第2領域に前記第1MISFETのゲート電極を形成する工程、
(c)前記(b)工程の後に、前記第1領域および前記第2領域の前記半導体基板上に、前記コントロールゲート電極および前記第1MISFETのゲート電極を覆うように、電荷蓄積膜を形成する工程、
(d)前記(c)工程の後に、前記電荷蓄積膜上に第2導電膜を形成する工程、
(e)前記(d)工程の後に、前記第2導電膜を異方性エッチングすることで、前記コントロールゲート電極の側壁、および、前記第1MISFETのゲート電極の側壁にサイドウォール状のメモリゲート電極を形成する工程、
(f)前記(e)工程の後に、前記コントロールゲート電極の一方の側壁に前記メモリゲート電極が残されるように、前記第1領域において前記コントロールゲート電極の他方の側壁の前記メモリゲート電極を除去すると共に、前記第2領域において前記メモリゲート電極を除去する工程、
(g)前記(f)工程の後に、前記第1領域において前記コントロールゲート電極の他方の側壁側の前記電荷蓄積膜を除去すると共に、前記第2領域において前記電荷蓄積膜を除去する工程、
(h)前記(g)工程の後に、前記第1領域において前記コントロールゲート電極の他方の側壁側の前記半導体基板に第1不純物領域を形成する工程、
(i)前記(g)工程の後に、前記第1領域において前記メモリゲート電極の側壁側の前記半導体基板に第2不純物領域を形成する工程、
(j)前記(g)工程の後に、前記第2領域において前記半導体基板に第3不純物領域を形成する工程、
(k)前記(h)〜(j)工程の後に、前記第1領域において前記コントロールゲート電極の他方の側壁、前記メモリゲート電極の側壁、および、前記第1MISFETのゲート電極の側壁に、絶縁膜からなるサイドウォールスペーサを形成する工程、
(l)前記(k)工程の後に、前記第1領域の半導体基板に、前記第1不純物領域と接続し、且つ、前記第1不純物領域よりも高濃度の第4不純物領域を形成し、前記第1領域の半導体基板に、前記第2不純物領域と接続し、且つ、前記第2不純物領域よりも高濃度の第5不純物領域を形成し、前記第2領域の半導体基板に、前記第3不純物領域と接続し、且つ、前記第3不純物領域よりも高濃度の第6不純物領域を形成する工程、
を有し、
前記(b)工程では、前記コントロールゲート電極の高さを、前記コントロールゲート電極のゲート長方向の長さよりも大きくなるように形成し、
前記(d)工程では、前記第2導電膜として、不純物が導入された多結晶シリコン膜をCVD法によって堆積し、
前記(e)工程では、前記メモリゲート電極の高さを、前記メモリゲート電極のゲート長方向の長さよりも大きくなるように形成することを特徴とする半導体装置の製造方法。 - 請求項1記載の半導体装置の製造方法であって、
前記半導体基板の第3領域に、前記第1MISFETよりも高耐圧の第2MISFETを更に有し、
前記(a)工程の前に、前記第1領域において前記コントロールゲート電極下のゲート絶縁膜と、前記第1MISFETのゲート絶縁膜とを同時に形成する工程を有することを特徴とする半導体装置の製造方法。 - 請求項1または2記載の半導体装置の製造方法であって、
前記電荷蓄積膜は、第1酸化シリコン膜と、前記第1酸化シリコン膜上に形成された第1窒化シリコン膜と、前記第1窒化シリコン膜上に形成された第2酸化シリコン膜とを含み、
前記第1酸化シリコン膜および前記第2酸化シリコン膜は、ISSG酸化法によって形成され、
前記第1窒化シリコン膜は、CVD法またはALD法によって形成されることを特徴とする半導体装置の製造方法。 - 請求項1〜3の何れか1項に記載の半導体装置の製造方法であって、
前記(a)工程における前記第1導電膜はアンドープドシリコン膜であり、
前記(a)工程と前記(b)工程との間に、イオン注入によって、前記第1導電膜に不純物を導入する工程を有することを特徴とする半導体装置の製造方法。 - 請求項4記載の半導体装置の製造方法であって、
前記第1導電膜に導入された不純物は、n型の導電性を示すことを特徴とする半導体装置の製造方法。 - 請求項1記載の半導体装置の製造方法であって、
前記第2導電膜に導入された不純物は、n型の導電性を示すことを特徴とする半導体装置の製造方法。
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004193554A JP5007017B2 (ja) | 2004-06-30 | 2004-06-30 | 半導体装置の製造方法 |
CNB2005100774450A CN100456452C (zh) | 2004-06-30 | 2005-06-21 | 非易失性半导体存储器件的制造方法及半导体存储器件 |
US11/168,639 US7371631B2 (en) | 2004-06-30 | 2005-06-29 | Method of manufacturing a nonvolatile semiconductor memory device, and a nonvolatile semiconductor memory device |
US12/114,074 US7663176B2 (en) | 2004-06-30 | 2008-05-02 | Method of manufacturing a nonvolatile semiconductor memory device, and a nonvolatile semiconductor memory device |
US12/114,064 US20080206975A1 (en) | 2004-06-30 | 2008-05-02 | Method of manufacturing a nonvolatile semiconductor memory device, and a nonvolatile semiconductor memory device |
US12/706,668 US7863135B2 (en) | 2004-06-30 | 2010-02-16 | Method of manufacturing a nonvolatile semiconductor memory device, and a nonvolatile semiconductor memory device |
US12/904,923 US8390048B2 (en) | 2004-06-30 | 2010-10-14 | Method of manufacturing a nonvolatile semiconductor memory device, and a nonvolatile semiconductor memory device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004193554A JP5007017B2 (ja) | 2004-06-30 | 2004-06-30 | 半導体装置の製造方法 |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2006019373A JP2006019373A (ja) | 2006-01-19 |
JP2006019373A5 JP2006019373A5 (ja) | 2007-08-16 |
JP5007017B2 true JP5007017B2 (ja) | 2012-08-22 |
Family
ID=35514524
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2004193554A Expired - Lifetime JP5007017B2 (ja) | 2004-06-30 | 2004-06-30 | 半導体装置の製造方法 |
Country Status (3)
Country | Link |
---|---|
US (5) | US7371631B2 (ja) |
JP (1) | JP5007017B2 (ja) |
CN (1) | CN100456452C (ja) |
Families Citing this family (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5007017B2 (ja) * | 2004-06-30 | 2012-08-22 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
JP4928825B2 (ja) | 2006-05-10 | 2012-05-09 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
JP2007311695A (ja) * | 2006-05-22 | 2007-11-29 | Renesas Technology Corp | 半導体装置の製造方法 |
KR100889545B1 (ko) * | 2006-09-12 | 2009-03-23 | 동부일렉트로닉스 주식회사 | 플래쉬 메모리 소자의 구조 및 동작 방법 |
JP5091546B2 (ja) * | 2007-06-04 | 2012-12-05 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
JP5314873B2 (ja) | 2007-10-05 | 2013-10-16 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP5684966B2 (ja) * | 2007-10-09 | 2015-03-18 | 株式会社Genusion | 不揮発性半導体記憶装置およびその製造方法 |
US8492826B2 (en) | 2007-10-09 | 2013-07-23 | Genusion, Inc. | Non-volatile semiconductor memory device and manufacturing method thereof |
US8450199B2 (en) * | 2008-12-22 | 2013-05-28 | Micron Technology, Inc. | Integrating diverse transistors on the same wafer |
US8513712B2 (en) * | 2009-09-28 | 2013-08-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and apparatus for forming a semiconductor gate |
JP5449026B2 (ja) * | 2010-05-24 | 2014-03-19 | パナソニック株式会社 | 半導体装置及びその製造方法 |
CN103151315B (zh) * | 2010-07-19 | 2016-04-06 | 中国科学院微电子研究所 | 低功耗半导体存储器的制作方法 |
JP2012114269A (ja) | 2010-11-25 | 2012-06-14 | Renesas Electronics Corp | 半導体装置および半導体装置の製造方法 |
JP5847537B2 (ja) * | 2011-10-28 | 2016-01-27 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法および半導体装置 |
US10014380B2 (en) | 2012-12-14 | 2018-07-03 | Cypress Semiconductor Corporation | Memory first process flow and device |
US9966477B2 (en) | 2012-12-14 | 2018-05-08 | Cypress Semiconductor Corporation | Charge trapping split gate device and method of fabricating same |
US20140167220A1 (en) | 2012-12-14 | 2014-06-19 | Spansion Llc | Three dimensional capacitor |
US8816438B2 (en) | 2012-12-14 | 2014-08-26 | Spansion Llc | Process charging protection for split gate charge trapping flash |
US20140167142A1 (en) | 2012-12-14 | 2014-06-19 | Spansion Llc | Use Disposable Gate Cap to Form Transistors, and Split Gate Charge Trapping Memory Cells |
US20140167141A1 (en) * | 2012-12-14 | 2014-06-19 | Spansion Llc | Charge Trapping Split Gate Embedded Flash Memory and Associated Methods |
US9368606B2 (en) | 2012-12-14 | 2016-06-14 | Cypress Semiconductor Corporation | Memory first process flow and device |
US9209197B2 (en) | 2012-12-14 | 2015-12-08 | Cypress Semiconductor Corporation | Memory gate landing pad made from dummy features |
US8836006B2 (en) | 2012-12-14 | 2014-09-16 | Spansion Llc | Integrated circuits with non-volatile memory and methods for manufacture |
US8822289B2 (en) | 2012-12-14 | 2014-09-02 | Spansion Llc | High voltage gate formation |
US20140210012A1 (en) | 2013-01-31 | 2014-07-31 | Spansion Llc | Manufacturing of FET Devices Having Lightly Doped Drain and Source Regions |
US9153455B2 (en) * | 2013-06-19 | 2015-10-06 | Micron Technology, Inc. | Methods of forming semiconductor device structures, memory cells, and arrays |
US9054135B2 (en) | 2013-07-31 | 2015-06-09 | Globalfoundries Singapore Pte. Ltd. | Methods for fabricating integrated circuits with a high-voltage MOSFET |
US10192747B2 (en) | 2014-01-07 | 2019-01-29 | Cypress Semiconductor Corporation | Multi-layer inter-gate dielectric structure and method of manufacturing thereof |
CN104241396B (zh) * | 2014-08-27 | 2020-05-15 | 上海华力微电子有限公司 | n沟道SONOS器件及其编译方法 |
JP6556601B2 (ja) * | 2015-11-11 | 2019-08-07 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
IT201600097191A1 (it) | 2016-09-28 | 2018-03-28 | Versalis Spa | Composizione polimerica e suo utilizzo come materiale a cambiamento di fase |
US10431577B2 (en) | 2017-12-29 | 2019-10-01 | Micron Technology, Inc. | Methods of forming circuit-protection devices |
JP2022076545A (ja) * | 2020-11-10 | 2022-05-20 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
Family Cites Families (48)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5838041A (en) * | 1995-10-02 | 1998-11-17 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device having memory cell transistor provided with offset region acting as a charge carrier injecting region |
US5969383A (en) * | 1997-06-16 | 1999-10-19 | Motorola, Inc. | Split-gate memory device and method for accessing the same |
CN100359601C (zh) * | 1999-02-01 | 2008-01-02 | 株式会社日立制作所 | 半导体集成电路和非易失性存储器元件 |
US6255166B1 (en) | 1999-08-05 | 2001-07-03 | Aalo Lsi Design & Device Technology, Inc. | Nonvolatile memory cell, method of programming the same and nonvolatile memory array |
JP4547749B2 (ja) * | 1999-09-29 | 2010-09-22 | ソニー株式会社 | 不揮発性半導体記憶装置 |
US6248633B1 (en) * | 1999-10-25 | 2001-06-19 | Halo Lsi Design & Device Technology, Inc. | Process for making and programming and operating a dual-bit multi-level ballistic MONOS memory |
US6437939B1 (en) * | 2000-01-19 | 2002-08-20 | International Business Machines Corporation | Ergonomic safety assist mechanism for handling micro-sized computer hard disk drives |
JP2002231829A (ja) * | 2001-01-22 | 2002-08-16 | Halo Lsi Design & Device Technol Inc | 不揮発性半導体メモリおよびその製造方法 |
JP3930256B2 (ja) * | 2001-02-07 | 2007-06-13 | スパンション エルエルシー | 半導体装置及びその製造方法 |
US6531350B2 (en) * | 2001-02-22 | 2003-03-11 | Halo, Inc. | Twin MONOS cell fabrication method and array organization |
ATE458249T1 (de) * | 2001-03-15 | 2010-03-15 | Halo Inc | Doppelbit monos speicherzellgebrauch für breite programbandbreite |
JP2002299473A (ja) * | 2001-03-29 | 2002-10-11 | Fujitsu Ltd | 半導体記憶装置及びその駆動方法 |
JP2003046002A (ja) * | 2001-07-26 | 2003-02-14 | Sony Corp | 不揮発性半導体メモリ装置およびその動作方法 |
TW546840B (en) | 2001-07-27 | 2003-08-11 | Hitachi Ltd | Non-volatile semiconductor memory device |
JP3452056B2 (ja) * | 2001-09-14 | 2003-09-29 | セイコーエプソン株式会社 | 半導体装置の製造方法 |
US6413821B1 (en) * | 2001-09-18 | 2002-07-02 | Seiko Epson Corporation | Method of fabricating semiconductor device including nonvolatile memory and peripheral circuit |
US6518124B1 (en) * | 2001-09-18 | 2003-02-11 | Seiko Epson Corporation | Method of fabricating semiconductor device |
JP3675381B2 (ja) * | 2001-09-19 | 2005-07-27 | セイコーエプソン株式会社 | 半導体装置の製造方法 |
CN1244145C (zh) * | 2001-11-21 | 2006-03-01 | 哈娄利公司 | 双monos单元制造方法及集成电路组件 |
EP1447851A4 (en) * | 2001-11-21 | 2008-10-29 | Sharp Kk | SEMICONDUCTOR MEMORY DEVICE, METHOD FOR THE PRODUCTION THEREOF AND ITS OPERATION AND PORTABLE ELECTRONIC DEVICE |
JP3531641B2 (ja) * | 2002-01-24 | 2004-05-31 | セイコーエプソン株式会社 | 半導体装置の製造方法 |
JP3993438B2 (ja) * | 2002-01-25 | 2007-10-17 | 株式会社ルネサステクノロジ | 半導体装置 |
JP2003243618A (ja) * | 2002-02-20 | 2003-08-29 | Seiko Epson Corp | 半導体装置の製造方法 |
JP3726760B2 (ja) * | 2002-02-20 | 2005-12-14 | セイコーエプソン株式会社 | 半導体装置の製造方法 |
JP4370104B2 (ja) * | 2002-03-05 | 2009-11-25 | シャープ株式会社 | 半導体記憶装置 |
JP3640186B2 (ja) * | 2002-03-06 | 2005-04-20 | セイコーエプソン株式会社 | 半導体装置の製造方法 |
US6756271B1 (en) * | 2002-03-12 | 2004-06-29 | Halo Lsi, Inc. | Simplified twin monos fabrication method with three extra masks to standard CMOS |
JP2003282744A (ja) * | 2002-03-22 | 2003-10-03 | Seiko Epson Corp | 不揮発性記憶装置 |
JP2003282743A (ja) * | 2002-03-22 | 2003-10-03 | Nec Electronics Corp | 半導体装置とその製造方法 |
KR100487523B1 (ko) * | 2002-04-15 | 2005-05-03 | 삼성전자주식회사 | 부유트랩형 비휘발성 메모리 소자 및 그 제조방법 |
JP4647175B2 (ja) * | 2002-04-18 | 2011-03-09 | ルネサスエレクトロニクス株式会社 | 半導体集積回路装置 |
JP2004111749A (ja) * | 2002-09-19 | 2004-04-08 | Renesas Technology Corp | 半導体装置およびその製造方法 |
JP3664159B2 (ja) * | 2002-10-29 | 2005-06-22 | セイコーエプソン株式会社 | 半導体装置およびその製造方法 |
JP2004186452A (ja) * | 2002-12-04 | 2004-07-02 | Renesas Technology Corp | 不揮発性半導体記憶装置およびその製造方法 |
JP4601287B2 (ja) * | 2002-12-26 | 2010-12-22 | ルネサスエレクトロニクス株式会社 | 不揮発性半導体記憶装置 |
JP2004348810A (ja) * | 2003-05-20 | 2004-12-09 | Sharp Corp | 半導体記憶装置、携帯電子機器および半導体記憶装置を制御する方法 |
KR100546391B1 (ko) * | 2003-10-30 | 2006-01-26 | 삼성전자주식회사 | 소노스 소자 및 그 제조 방법 |
JP5007017B2 (ja) * | 2004-06-30 | 2012-08-22 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
JP4841123B2 (ja) * | 2004-07-28 | 2011-12-21 | パナソニック株式会社 | 半導体記憶装置及びその製造方法 |
JP4646837B2 (ja) * | 2006-03-13 | 2011-03-09 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
US8001804B2 (en) * | 2006-06-22 | 2011-08-23 | Edward Sakamoto | Device to hang multiple elements in multiple planes |
US8410543B2 (en) * | 2007-02-01 | 2013-04-02 | Renesas Electronics Corporation | Semiconductor storage device and manufacturing method thereof |
JP2009010104A (ja) * | 2007-06-27 | 2009-01-15 | Renesas Technology Corp | 半導体装置およびその製造方法 |
JP5205011B2 (ja) * | 2007-08-24 | 2013-06-05 | ルネサスエレクトロニクス株式会社 | 不揮発性半導体装置およびその製造方法 |
JP2009054707A (ja) * | 2007-08-24 | 2009-03-12 | Renesas Technology Corp | 半導体記憶装置およびその製造方法 |
JP2009224425A (ja) * | 2008-03-14 | 2009-10-01 | Renesas Technology Corp | 不揮発性半導体記憶装置の製造方法および不揮発性半導体記憶装置 |
JP2009302269A (ja) * | 2008-06-13 | 2009-12-24 | Renesas Technology Corp | 半導体装置の製造方法および半導体装置 |
JP2010183022A (ja) * | 2009-02-09 | 2010-08-19 | Renesas Electronics Corp | 半導体装置およびその製造方法 |
-
2004
- 2004-06-30 JP JP2004193554A patent/JP5007017B2/ja not_active Expired - Lifetime
-
2005
- 2005-06-21 CN CNB2005100774450A patent/CN100456452C/zh active Active
- 2005-06-29 US US11/168,639 patent/US7371631B2/en not_active Expired - Fee Related
-
2008
- 2008-05-02 US US12/114,074 patent/US7663176B2/en active Active
- 2008-05-02 US US12/114,064 patent/US20080206975A1/en not_active Abandoned
-
2010
- 2010-02-16 US US12/706,668 patent/US7863135B2/en active Active
- 2010-10-14 US US12/904,923 patent/US8390048B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
US20100144108A1 (en) | 2010-06-10 |
US7371631B2 (en) | 2008-05-13 |
JP2006019373A (ja) | 2006-01-19 |
US8390048B2 (en) | 2013-03-05 |
CN1716572A (zh) | 2006-01-04 |
US20110024820A1 (en) | 2011-02-03 |
US20080206975A1 (en) | 2008-08-28 |
US7863135B2 (en) | 2011-01-04 |
CN100456452C (zh) | 2009-01-28 |
US7663176B2 (en) | 2010-02-16 |
US20080203466A1 (en) | 2008-08-28 |
US20060003508A1 (en) | 2006-01-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5007017B2 (ja) | 半導体装置の製造方法 | |
JP2978477B1 (ja) | 半導体集積回路装置およびその製造方法 | |
JP4928825B2 (ja) | 半導体装置の製造方法 | |
JP5142494B2 (ja) | 半導体装置の製造方法 | |
JP4521597B2 (ja) | 半導体記憶装置およびその製造方法 | |
JP6407651B2 (ja) | 半導体装置の製造方法 | |
US20090050956A1 (en) | Semiconductor memory device and method of manufacturing the same | |
US7709315B2 (en) | Semiconductor device and method of manufacturing the same | |
US20110001179A1 (en) | Semiconductor device and manufacturing method of the same | |
TWI413261B (zh) | 半導體裝置 | |
JP6385873B2 (ja) | 半導体装置およびその製造方法 | |
JP5538828B2 (ja) | 半導体装置およびその製造方法 | |
JP5161494B2 (ja) | 半導体記憶装置 | |
JP5519154B2 (ja) | 半導体装置 | |
JP4854955B2 (ja) | 半導体装置及びその製造方法 | |
WO1999065083A1 (fr) | Dispositif a circuit integre semi-conducteur et son procede de fabrication | |
JP5014591B2 (ja) | 半導体装置及びその製造方法 | |
JP4584645B2 (ja) | 半導体装置の製造方法 | |
JP2011096727A (ja) | 半導体装置の製造方法 | |
JP2006080567A (ja) | 半導体集積回路装置およびその製造方法 | |
JP2011210777A (ja) | 半導体装置およびその製造方法 | |
JP5091546B2 (ja) | 半導体装置の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070629 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20070629 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20091022 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20091027 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20091224 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100302 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100506 |
|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A712 Effective date: 20100528 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20100831 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120328 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20120528 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20150601 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 Ref document number: 5007017 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |