JP4815572B2 - 補償された高速pll回路 - Google Patents
補償された高速pll回路 Download PDFInfo
- Publication number
- JP4815572B2 JP4815572B2 JP2007530809A JP2007530809A JP4815572B2 JP 4815572 B2 JP4815572 B2 JP 4815572B2 JP 2007530809 A JP2007530809 A JP 2007530809A JP 2007530809 A JP2007530809 A JP 2007530809A JP 4815572 B2 JP4815572 B2 JP 4815572B2
- Authority
- JP
- Japan
- Prior art keywords
- phase
- frequency
- input
- vco
- loop filter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000006243 chemical reaction Methods 0.000 claims description 35
- 238000000034 method Methods 0.000 abstract description 5
- 238000010586 diagram Methods 0.000 description 15
- 238000012546 transfer Methods 0.000 description 8
- 230000008859 change Effects 0.000 description 7
- 238000001514 detection method Methods 0.000 description 5
- 238000013016 damping Methods 0.000 description 4
- 230000010355 oscillation Effects 0.000 description 4
- 230000004044 response Effects 0.000 description 4
- 239000003990 capacitor Substances 0.000 description 3
- 230000010354 integration Effects 0.000 description 3
- 230000005540 biological transmission Effects 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 230000008901 benefit Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000010295 mobile communication Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
- H03L7/187—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using means for coarse tuning the voltage controlled oscillator of the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03C—MODULATION
- H03C3/00—Angle modulation
- H03C3/02—Details
- H03C3/09—Modifications of modulator for regulating the mean frequency
- H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
- H03C3/0916—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop
- H03C3/0925—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop applying frequency modulation at the divider in the feedback loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03C—MODULATION
- H03C3/00—Angle modulation
- H03C3/02—Details
- H03C3/09—Modifications of modulator for regulating the mean frequency
- H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
- H03C3/0916—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop
- H03C3/0933—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop using fractional frequency division in the feedback loop of the phase locked loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03C—MODULATION
- H03C3/00—Angle modulation
- H03C3/02—Details
- H03C3/09—Modifications of modulator for regulating the mean frequency
- H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
- H03C3/0941—Modifications of modulator for regulating the mean frequency using a phase locked loop applying frequency modulation at more than one point in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03C—MODULATION
- H03C3/00—Angle modulation
- H03C3/02—Details
- H03C3/09—Modifications of modulator for regulating the mean frequency
- H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
- H03C3/0975—Modifications of modulator for regulating the mean frequency using a phase locked loop applying frequency modulation in the phase locked loop at components other than the divider, the voltage controlled oscillator or the reference clock
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Electronic Switches (AREA)
Description
10 位相検出器
15 出力端子
20 ループフィルタ
25 加算ノード
30 電圧制御発振器(VCO)
40 事前選択回路
50 周波数分割器
60 補償回路
70 電圧源
22 リップルフィルタ
80 電流源
12 減算ノード
14 変換ユニット
32 減算ノード
34 変換ユニット
62 変換ユニット
90 変換ユニット
36 加算ノード
38 減算ノード
52 分数分割器
54 比決定ユニット
56 減算ノード
92 変換ユニット
Claims (5)
- フェーズロックループ回路であって、
a)ループフィルタ手段と、
b)前記ループフィルタ手段に結合された電圧制御発振器手段と、
c)前記ループフィルタ手段に結合されて、前記フェーズロックループ回路の閉ループ動作中に所定のオフセット電圧を前記ループフィルタ手段に供給する電圧発生器手段と、
d)前記電圧制御発振器手段の特性に従って前記オフセット電圧を設定する設定手段と、
e)補償電流を発生し、かつ前記補償電流を前記ループフィルタ手段の入力に供給して前記フェーズロックループ回路の位相検出器手段の位相誤差を補償するための補償手段であって、入力変調周波数を前記補償電流に変換するための第1の変換手段を備える補償手段と、
を備えるフェーズロックループ回路。 - 前記電圧発生器手段と前記ループフィルタ手段の入力抵抗器との間に直列に結合された抵抗器手段をさらに備え、前記補償手段が、前記抵抗器手段に並列に接続された電流源を備える、請求項1に記載のフェーズロックループ回路。
- 前記入力変調周波数を入力位相信号に変換するための第2の変換手段をさらに備える、請求項1または2に記載のフェーズロックループ回路。
- 前記入力変調周波数を、前記フェーズロックループ回路に設けられた分数分割器の分割係数に変換するための第3の変換手段をさらに備える、請求項1ないし3のいずれか一項に記載のフェーズロックループ回路。
- 前記第3の変換手段の入力に接続された事前補償手段をさらに備える、請求項4に記載のフェーズロックループ回路。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP04104413 | 2004-09-13 | ||
EP04104413.2 | 2004-09-13 | ||
PCT/IB2005/052840 WO2006030335A2 (en) | 2004-09-13 | 2005-08-30 | Compensated high-speed pll circuit |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2008512920A JP2008512920A (ja) | 2008-04-24 |
JP2008512920A5 JP2008512920A5 (ja) | 2008-10-16 |
JP4815572B2 true JP4815572B2 (ja) | 2011-11-16 |
Family
ID=35355255
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2007530809A Expired - Fee Related JP4815572B2 (ja) | 2004-09-13 | 2005-08-30 | 補償された高速pll回路 |
Country Status (7)
Country | Link |
---|---|
US (1) | US8102215B2 (ja) |
EP (1) | EP1792400B1 (ja) |
JP (1) | JP4815572B2 (ja) |
CN (1) | CN101019324B (ja) |
AT (1) | ATE476015T1 (ja) |
DE (1) | DE602005022599D1 (ja) |
WO (1) | WO2006030335A2 (ja) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102130702A (zh) * | 2010-01-20 | 2011-07-20 | 北京迅光达通信技术有限公司 | 数字多信道无线收发信机 |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0267822A (ja) * | 1988-09-02 | 1990-03-07 | Nippon Telegr & Teleph Corp <Ntt> | 周波数シンセサイザ |
JPH04196716A (ja) * | 1990-11-28 | 1992-07-16 | Hitachi Ltd | 位相同期回路 |
JPH04252621A (ja) * | 1991-01-29 | 1992-09-08 | Fujitsu Ltd | 電圧制御発振器に加えるオフセット制御電圧の設定方法及び該方法による無線通信装置 |
JPH07202638A (ja) * | 1993-12-28 | 1995-08-04 | Matsushita Electric Ind Co Ltd | 電圧制御発振器 |
JP2000165459A (ja) * | 1998-11-23 | 2000-06-16 | Motorola Inc | 位相同期ル―プおよびその方法 |
JP2001028541A (ja) * | 1999-06-11 | 2001-01-30 | Koninkl Philips Electronics Nv | 位相検出器のオフセット電流を補償するための装置 |
JP2001339301A (ja) * | 2000-05-30 | 2001-12-07 | Matsushita Electric Ind Co Ltd | 周波数シンセサイザ |
JP2004080624A (ja) * | 2002-08-21 | 2004-03-11 | Matsushita Electric Ind Co Ltd | 周波数シンセサイザ |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63267822A (ja) | 1987-04-23 | 1988-11-04 | Hitachi Heating Appliance Co Ltd | 開放型燃焼器の安全装置 |
US6734749B2 (en) | 2001-05-29 | 2004-05-11 | Telefonaktiebolaget Lm Ericsson (Publ) | Direct modulated phase-locked loop |
US6680654B2 (en) | 2001-10-24 | 2004-01-20 | Northrop Grumman Corporation | Phase locked loop with offset cancellation |
US7548122B1 (en) * | 2005-03-01 | 2009-06-16 | Sequoia Communications | PLL with switched parameters |
-
2005
- 2005-08-30 DE DE602005022599T patent/DE602005022599D1/de active Active
- 2005-08-30 AT AT05781640T patent/ATE476015T1/de not_active IP Right Cessation
- 2005-08-30 JP JP2007530809A patent/JP4815572B2/ja not_active Expired - Fee Related
- 2005-08-30 EP EP05781640A patent/EP1792400B1/en not_active Not-in-force
- 2005-08-30 US US11/575,214 patent/US8102215B2/en not_active Expired - Fee Related
- 2005-08-30 CN CN200580030555XA patent/CN101019324B/zh not_active Expired - Fee Related
- 2005-08-30 WO PCT/IB2005/052840 patent/WO2006030335A2/en active Application Filing
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0267822A (ja) * | 1988-09-02 | 1990-03-07 | Nippon Telegr & Teleph Corp <Ntt> | 周波数シンセサイザ |
JPH04196716A (ja) * | 1990-11-28 | 1992-07-16 | Hitachi Ltd | 位相同期回路 |
JPH04252621A (ja) * | 1991-01-29 | 1992-09-08 | Fujitsu Ltd | 電圧制御発振器に加えるオフセット制御電圧の設定方法及び該方法による無線通信装置 |
JPH07202638A (ja) * | 1993-12-28 | 1995-08-04 | Matsushita Electric Ind Co Ltd | 電圧制御発振器 |
JP2000165459A (ja) * | 1998-11-23 | 2000-06-16 | Motorola Inc | 位相同期ル―プおよびその方法 |
JP2001028541A (ja) * | 1999-06-11 | 2001-01-30 | Koninkl Philips Electronics Nv | 位相検出器のオフセット電流を補償するための装置 |
JP2001339301A (ja) * | 2000-05-30 | 2001-12-07 | Matsushita Electric Ind Co Ltd | 周波数シンセサイザ |
JP2004080624A (ja) * | 2002-08-21 | 2004-03-11 | Matsushita Electric Ind Co Ltd | 周波数シンセサイザ |
Also Published As
Publication number | Publication date |
---|---|
ATE476015T1 (de) | 2010-08-15 |
CN101019324A (zh) | 2007-08-15 |
DE602005022599D1 (de) | 2010-09-09 |
WO2006030335A2 (en) | 2006-03-23 |
EP1792400B1 (en) | 2010-07-28 |
US20100026396A1 (en) | 2010-02-04 |
JP2008512920A (ja) | 2008-04-24 |
US8102215B2 (en) | 2012-01-24 |
EP1792400A2 (en) | 2007-06-06 |
CN101019324B (zh) | 2012-05-30 |
WO2006030335A3 (en) | 2006-05-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100682279B1 (ko) | 주파수 합성기의 적응 주파수 조정장치 | |
US7408419B2 (en) | Sigma-delta fractional-N PLL with reduced frequency error | |
US20090108891A1 (en) | Bandwidth control in a mostly-digital pll/fll | |
US8427243B2 (en) | Signal generating circuit and signal generating method | |
US7579886B2 (en) | Phase locked loop with adaptive phase error compensation | |
US7002417B2 (en) | RC and SC filter compensation in a radio transceiver | |
US20150077164A1 (en) | Pll frequency synthesizer with multi-curve vco implementing closed loop curve searching using charge pump current modulation | |
US7106141B2 (en) | Phase locked loop | |
US6700447B1 (en) | Trimming of a two point phase modulator | |
CN112134558A (zh) | 具有锁频环的全数字锁相环(adpll) | |
US7391270B2 (en) | Phase locked loop and method for phase correction of a frequency controllable oscillator | |
US7605664B2 (en) | All digital phase locked loop system and method | |
US7826550B2 (en) | Method and system for a high-precision frequency generator using a direct digital frequency synthesizer for transmitters and receivers | |
JP3852939B2 (ja) | 広帯域変調pllおよびその変調度調整方法 | |
US5936565A (en) | Digitally controlled duty cycle integration | |
JP4815572B2 (ja) | 補償された高速pll回路 | |
JPH10154934A (ja) | 高安定化されたpll周波数シンセサイザ回路 | |
US7158603B2 (en) | Method and apparatus for compensating deviation variances in a 2-level FSK FM transmitter | |
EP1297619A2 (en) | Linear dead-band-free digital phase detection | |
US10536153B1 (en) | Signal generator | |
EP2066036A2 (en) | Synthesizer characterization in real time | |
EP1219032B1 (en) | Method and arrangement for locking a control voltage to a voltage-controlled oscillator | |
Huff et al. | A fully-integrated Bluetooth synthesizer using digital pre-distortion for PLL-based GFSK modulation | |
KR101483855B1 (ko) | Pll 다이렉트 모듈레이터 및 그 모듈레이터에서의 주파수 이득 부정합 보상 방법 | |
JP2911269B2 (ja) | Pll周波数シンセサイザ |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20080626 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20080827 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20080827 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20110120 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110128 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110428 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20110712 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20110728 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20110728 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140909 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |