JP3508553B2 - DC power supply - Google Patents
DC power supplyInfo
- Publication number
- JP3508553B2 JP3508553B2 JP18171998A JP18171998A JP3508553B2 JP 3508553 B2 JP3508553 B2 JP 3508553B2 JP 18171998 A JP18171998 A JP 18171998A JP 18171998 A JP18171998 A JP 18171998A JP 3508553 B2 JP3508553 B2 JP 3508553B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- voltage
- power supply
- fet
- mos
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Rectifiers (AREA)
- Control Of Voltage And Current In General (AREA)
Description
【発明の詳細な説明】
【０００１】本発明は、商用電源と整流回路との間に設
けられた電源スイッチのオン時に流れる突入電流のピー
ク値を抑制する機能を備えた直流電源装置に関するもの
である。
【０００２】
【従来の技術】図３は従来の直流電源装置の回路図であ
り、図において、１は商用電源ＡＣをオン／オフするた
めの電源スイッチ、２は商用電源ＡＣの交流電圧を整流
する整流回路、３は平滑コンデンサＣ２を有し、整流回
路２によって整流された電圧を直流電圧に変換する平滑
回路、４は一端が整流回路２の正極側に、他端がその回
路２の負極側にそれぞれ接続され、電源スイッチ１のオ
ンにより整流回路２の出力電圧（脈流）が印加されたと
き、商用電源ＡＣの交流電圧のゼロ位相をその脈流から
検出するゼロ位相検出回路である。
【０００３】Ｒ１は一端がゼロ位相検出回路４の出力側
に、他端が整流回路２の負極側にそれぞれ接続された抵
抗、Ｃ１は抵抗Ｒ１に並列に接続された平滑用のコンデ
ンサ、Ｑ１は整流回路２と平滑回路３との間の負極ライ
ンに挿入され、ゲートがゼロ位相検出回路４の出力側に
接続されたMOS-FET である。
【０００４】前記のように構成された従来の直流電源装
置においては、電源スイッチ１がオンされると、整流回
路２が商用電源ＡＣの交流電圧を整流し、ゼロ位相検出
回路４に印加する。ゼロ位相検出回路４は、整流回路２
の出力の脈流を通して交流電圧のゼロ位相の検出に入
り、そのゼロ位相を検出したときは脈流電圧をコンデン
サＣ１に平滑させてMOS-FET Ｑ１のゲート・ソース間に
印加し、MOS-FET Ｑ１をオン状態にする。この時、整流
回路２の脈流電圧は平滑回路３により直流電圧に変換さ
れる。
【０００５】
【発明が解決しようとする課題】前述した従来の直流電
源装置では、MOS-FET Ｑ１を交流電圧のゼロ位相でオン
するように制御しているが、MOS-FET Ｑ１のオフからオ
ンへの移行が瞬時であるため、この瞬間に平滑コンデン
サＣ２に流入する電流のピーク値が比較的大きくなり、
電源スイッチ１には、図４に示すように交流電圧の１周
波の半サイクルでピーク値ＩR31 の突入電流が流れ、接
点の溶着や電源ブレーカのトリップの要因となってい
た。
【０００６】本発明は、かかる課題を解決するためにな
されたもので、整流回路と平滑回路とをMOS-FET で接続
するようにしても電源スイッチの接点が溶着したり、電
源ブレーカがトリップすることのない直流電源装置を提
供することを目的とする。
【０００７】
【課題を解決するための手段】本発明に係る直流電源装
置は、商用電源をオン／オフするための電源スイッチ
と、商用電源の交流電圧を整流する整流回路と、大容量
の平滑コンデンサを有し、整流回路により整流される電
圧を直流電圧に変換する平滑回路と、整流回路と平滑回
路とを結ぶライン上に挿入されたMOS-FET と、電源スイ
ッチのオンにより交流電圧が整流回路に印加されたとき
商用周波数の数サイクルの間、MOS-FET を能動領域で動
作させ、その後は、そのMOS-FET を飽和領域で動作させ
る素子駆動回路とを備え、前記の素子駆動回路が、整流
回路の出力電圧を分圧する分圧回路及びその分圧回路の
出力電圧を充電するコンデンサからなる積分回路と、積
分回路とMOS-FET のゲートとの間に挿入された抵抗とで
構成されている。
【０００８】
【０００９】
【発明の実施の形態】図１は本発明の実施形態を示す直
流電源装置の回路図であり、なお、図３で説明した従来
例と同一又は相当部分には同じ符号を付し説明を省略す
る。図において、５は積分回路で、整流回路２の両極間
に設けられた直列接続の抵抗Ｒ２，Ｒ３と、抵抗Ｒ３に
並列に接続されたコンデンサＣ３とで構成されている。
Ｒ４は積分回路５の出力端とMOS-FET Ｑ１のゲートとの
間に挿入され、積分回路５からMOS-FET Ｑ１のゲート・
ソース間に流れる電流を制限する抵抗である。前述した
積分回路５と抵抗Ｒ４とで素子駆動回路が構成されてい
る。
【００１０】次に、本実施形態に係る直流電源装置の動
作を図２の波形図を参照しながら説明する。図２は本実
施形態における電源スイッチのオン時に流れる突入電流
の波形図で、図中（ａ）は商用電源の交流電圧の波形
図、（ｂ）はゼロ電圧位相でMOS-FET Ｑ１がオンし始め
たときの突入電流の波形図、（ｃ）はピーク電圧位相で
MOS-FET Ｑ１がオンし始めたときの突入電流の波形図で
ある。
【００１１】電源スイッチ１のオンにより、整流回路２
に商用電源ＡＣの交流電圧が印加されると、整流回路２
は、入力される交流電圧を整流し積分回路５に印加す
る。積分回路５は、整流回路２によって整流された電圧
を抵抗Ｒ２，Ｒ３で分圧して、コンデンサＣ３への充電
を開始し、コンデンサＣ３の両端に生じる電圧を抵抗Ｒ
４を介してMOS-FET Ｑ１のゲート・ソース間に印加す
る。この時は、ゲート・ソース間の電圧が低いので、MO
S-FET Ｑ１のドレイン・ソース間には電流が流れない
が、コンデンサＣ３への充電が進むにつれ、ゲート・ソ
ース間の電圧が徐々に高くなってオン電圧に達すると、
抵抗Ｒ４による電流制限によりMOS-FET Ｑ１が徐々にオ
ンし始める（能動領域）。
【００１２】この時、商用電源ACのゼロ電圧位相でMOS-
FET Ｑ１がオンし始めた場合は、図２（ｂ）に示すよう
に電源スイッチ１にピーク値ＩR11 の抑えられた突入電
流が流れ、その後、ピーク値がＩR12 →ＩR13 と減少す
る。また、商用電源ACのピーク電圧位相でMOS-FET Ｑ１
がオンし始めた場合は、図２（ｃ）に示すような波形の
突入電流ＩR21 , ＩR22 , ＩR23 が電源スイッチ１に流
れる。そして、コンデンサＣ３が満充電になり抵抗Ｒ４
を介してMOS-FET Ｑ１に十分なゲート電流が流れると
（飽和領域）、電源スイッチ１に流れる電流のピーク値
は「Ｉ」、即ち通常の電流波形となる。
【００１３】このように、電源スイッチ１をオンしたと
き、積分回路５が整流回路２の出力電圧（脈流電圧）を
徐々に上げ、かつ、積分回路５の出力側の抵抗Ｒ４がMO
S-FET Ｑ１のゲート・ソースに流れる電流を徐々に増加
するようにしたので、電源スイッチ１に流れる突入電流
のピーク値を抑えることが可能になり、このため、突入
電流による電源スイッチ１の接点の溶着を防止でき、電
源ブレーカがトリップするということがなくなるという
効果がある。
【００１４】
【発明の効果】以上のように本発明によれば、電源スイ
ッチをオンしたとき商用周波数の数サイクルの間、積分
回路が整流回路の出力電圧を徐々に上げ、かつ、積分回
路の出力側の抵抗がMOS-FET のゲート・ソースに流れる
電流を徐々に増加するようにしたので、電源スイッチに
流れる突入電流のピーク値を抑えることが可能になり、
このため、突入電流による電源スイッチの接点の溶着を
防止でき、電源ブレーカがトリップするということがな
くなるという効果がある。
【００１５】Description: BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a DC power supply having a function of suppressing a peak value of an inrush current flowing when a power switch provided between a commercial power supply and a rectifier circuit is turned on. is there. 2. Description of the Related Art FIG. 3 is a circuit diagram of a conventional DC power supply device. In FIG. 3, reference numeral 1 denotes a power switch for turning on / off a commercial power supply AC, and 2 denotes a rectifier for the AC voltage of the commercial power supply AC. Rectifier circuit 3 has a smoothing capacitor C2, a smoothing circuit for converting the voltage rectified by the rectifier circuit 2 into a DC voltage, and 4 has one end on the positive side of the rectifier circuit 2 and the other end on the negative side of the circuit 2. And a zero-phase detection circuit that is connected to the power supply switch 1 and detects the zero phase of the AC voltage of the commercial power supply AC from the pulsating flow when the output voltage (pulsating flow) of the rectifier circuit 2 is applied by turning on the power switch 1. . R1 is a resistor having one end connected to the output side of the zero phase detection circuit 4 and the other end connected to the negative side of the rectifier circuit 2, C1 is a smoothing capacitor connected in parallel with the resistor R1, and Q1 is This is a MOS-FET that is inserted in the negative line between the rectifier circuit 2 and the smoothing circuit 3 and whose gate is connected to the output side of the zero-phase detection circuit 4. In the conventional DC power supply configured as described above, when the power switch 1 is turned on, the rectifier circuit 2 rectifies the AC voltage of the commercial power supply AC and applies it to the zero phase detection circuit 4. The zero-phase detection circuit 4 includes the rectifier circuit 2
The detection of the zero phase of the AC voltage is started through the pulsating flow of the output. When the zero phase is detected, the pulsating voltage is smoothed by the capacitor C1 and applied between the gate and the source of the MOS-FET Q1. Q1 is turned on. At this time, the pulsating voltage of the rectifier circuit 2 is converted into a DC voltage by the smoothing circuit 3. In the above-described conventional DC power supply, the MOS-FET Q1 is controlled so as to be turned on at zero phase of the AC voltage. However, the MOS-FET Q1 is turned on from off. Is instantaneous, the peak value of the current flowing into the smoothing capacitor C2 at this instant becomes relatively large,
As shown in FIG. 4, a rush current having a peak value I R31 flows through the power switch 1 in a half cycle of one frequency of the AC voltage, which causes the welding of the contacts and the trip of the power breaker. The present invention has been made to solve such a problem, and even when a rectifier circuit and a smoothing circuit are connected by a MOS-FET, a contact of a power switch is welded or a power breaker trips. It is an object of the present invention to provide a direct-current power supply device that does not have any problem. A DC power supply according to the present invention has a power switch for turning on / off a commercial power supply, a rectifier circuit for rectifying an AC voltage of the commercial power supply, and a large-capacity smoothing circuit. A smoothing circuit that has a capacitor and converts the voltage rectified by the rectifier circuit into a DC voltage, a MOS-FET inserted on the line connecting the rectifier circuit and the smoothing circuit, and the AC voltage is rectified by turning on the power switch An element driving circuit for operating the MOS-FET in the active region for several cycles of the commercial frequency when applied to the circuit, and thereafter operating the MOS-FET in the saturation region. A voltage divider that divides the output voltage of the rectifier circuit, an integration circuit that consists of a capacitor that charges the output voltage of the voltage divider, and a resistor that is inserted between the integration circuit and the gate of the MOS-FET. ing. FIG. 1 is a circuit diagram of a DC power supply device showing an embodiment of the present invention, and the same or corresponding parts as those in the conventional example described in FIG. And the description is omitted. In the figure, reference numeral 5 denotes an integrating circuit, which is composed of series-connected resistors R2 and R3 provided between both poles of the rectifier circuit 2, and a capacitor C3 connected in parallel with the resistor R3.
R4 is inserted between the output terminal of the integration circuit 5 and the gate of the MOS-FET Q1.
This is a resistor that limits the current flowing between the sources. The integration circuit 5 and the resistor R4 constitute an element driving circuit. Next, the operation of the DC power supply according to this embodiment will be described with reference to the waveform diagram of FIG. 2A and 2B are waveform diagrams of the inrush current flowing when the power switch according to the present embodiment is turned on. FIG. 2A is a waveform diagram of the AC voltage of the commercial power source, and FIG. The waveform diagram of the rush current at the beginning, (c) shows the peak voltage phase
FIG. 9 is a waveform diagram of an inrush current when the MOS-FET Q1 starts to turn on. When the power switch 1 is turned on, the rectifier circuit 2
When the AC voltage of the commercial power supply AC is applied to the rectifier circuit 2
Rectifies the input AC voltage and applies it to the integrating circuit 5. The integration circuit 5 divides the voltage rectified by the rectification circuit 2 with the resistors R2 and R3, starts charging the capacitor C3, and converts the voltage generated across the capacitor C3 into the resistor R3.
4 is applied between the gate and source of the MOS-FET Q1. At this time, since the gate-source voltage is low, MO
No current flows between the drain and source of the S-FET Q1, but as the charging of the capacitor C3 progresses, the voltage between the gate and source gradually increases to reach the ON voltage.
Due to the current limitation by the resistor R4, the MOS-FET Q1 starts to turn on gradually (active area). At this time, the MOS-
When the FET Q1 starts to turn on, an inrush current with a suppressed peak value I R11 flows through the power switch 1 as shown in FIG. 2B, and thereafter, the peak value decreases as I R12 → I R13 . In addition, the MOS-FET Q1
Are turned on, rush currents I R21 , I R22 , and I R23 having waveforms as shown in FIG. Then, the capacitor C3 is fully charged and the resistance R4
When a sufficient gate current flows through the MOS-FET Q1 via the MOSFET (saturation region), the peak value of the current flowing through the power switch 1 becomes "I", that is, a normal current waveform. As described above, when the power switch 1 is turned on, the integrating circuit 5 gradually increases the output voltage (pulsating voltage) of the rectifying circuit 2 and the resistance R4 on the output side of the integrating circuit 5 becomes MO.
Since the current flowing through the gate and source of the S-FET Q1 is gradually increased, the peak value of the rush current flowing through the power switch 1 can be suppressed. Welding can be prevented, and the power breaker can be prevented from tripping. As described above, according to the present invention, when the power switch is turned on, the integrating circuit gradually increases the output voltage of the rectifying circuit for several cycles of the commercial frequency, and Since the resistance on the output side gradually increases the current flowing to the gate and source of the MOS-FET, the peak value of the inrush current flowing to the power switch can be suppressed,
For this reason, the welding of the contacts of the power switch due to the inrush current can be prevented, and the power breaker does not trip. [0015]
【図面の簡単な説明】
【図１】 本発明の実施形態を示す直流電源装置の回路
図である。
【図２】 本実施形態における電源スイッチのオン時に
流れる突入電流の波形図である。
【図３】 従来の直流電源装置の回路図である。
【図４】 従来技術における電源スイッチのオン時に流
れる突入電流の波形図である。
【符号の説明】
１ 電源スイッチ、２ 整流回路、３ 平滑回路、４
ゼロ位相検出回路、５ 積分回路、Ｑ１ ＭＯＳ・ＦＥ
Ｔ。BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a circuit diagram of a DC power supply according to an embodiment of the present invention. FIG. 2 is a waveform diagram of an inrush current flowing when a power switch is turned on in the present embodiment. FIG. 3 is a circuit diagram of a conventional DC power supply device. FIG. 4 is a waveform diagram of a rush current that flows when a power switch is turned on in the related art. [Description of Signs] 1 power switch, 2 rectifier circuit, 3 smoothing circuit, 4
Zero phase detection circuit, 5 integration circuit, Q1 MOS-FE
T.
───────────────────────────────────────────────────── フロントページの続き (72)発明者 小川 勇 神奈川県鎌倉市大船五丁目１番１号 三 菱電機照明株式会社内 (72)発明者 正親 功 神奈川県鎌倉市大船五丁目１番１号 三 菱電機照明株式会社内 (72)発明者 前田 忠司 神奈川県鎌倉市大船五丁目１番１号 三 菱電機照明株式会社内 (72)発明者 柴田 浩治 神奈川県鎌倉市大船五丁目１番１号 三 菱電機照明株式会社内 (72)発明者 濱崎 健治 神奈川県鎌倉市大船五丁目１番１号 三 菱電機照明株式会社内 (72)発明者 西川 弘明 神奈川県鎌倉市大船五丁目１番１号 三 菱電機照明株式会社内 (56)参考文献 特開 平10−108358（ＪＰ，Ａ) 特開 平10−80141（ＪＰ，Ａ) 特開 平６−222845（ＪＰ，Ａ) 特開 平３−18269（ＪＰ，Ａ) (58)調査した分野(Int.Cl.7，ＤＢ名) H02M 7/06 G05F 1/10 ──────────────────────────────────────────────────続 き Continuing on the front page (72) Isamu Ogawa 5-1-1, Ofuna, Kamakura-shi, Kanagawa Prefecture Within Mitsui Electric Lighting Co., Ltd. (72) Isao Masachika 5-1-1, Ofuna, Kamakura-shi, Kanagawa Mitsui Electric Lighting Co., Ltd. (72) Inventor Tadashi Maeda 5-1-1 Ofuna, Kamakura-shi, Kanagawa Prefecture Mitsui Electric Lighting Co., Ltd. (72) Inventor Koji Shibata 5-1-1, Ofuna, Kamakura-shi, Kanagawa Prefecture Mitsui Electric Lighting Co., Ltd. (72) Inventor Kenji Hamasaki 5-1-1, Ofuna, Kamakura-shi, Kanagawa Prefecture Mitsui Electric Lighting Co., Ltd. (72) Inventor Hiroaki Nishikawa 5-1-1, Ofuna, Kamakura-shi, Kanagawa Prefecture (56) References JP-A-10-108358 (JP, A) JP-A-10-80141 (JP, A) JP-A-6-222845 (JP, A) JP-A-3- 1 8269 (JP, A) (58) Field surveyed (Int. Cl. 7 , DB name) H02M 7/06 G05F 1/10
Claims (1)
イッチと、 商用電源の交流電圧を整流する整流回路と、 大容量の平滑コンデンサを有し、前記整流回路により整
流される電圧を直流電圧に変換する平滑回路と、 前記整流回路と平滑回路とを結ぶライン上に挿入された
MOS-FET と、 前記電源スイッチのオンにより交流電圧が前記整流回路
に印加されたとき商用周波数の数サイクルの間、前記MO
S-FET を能動領域で動作させ、その後は、そのMOS-FET
を飽和領域で動作させる素子駆動回路とを備え、 前記素子駆動回路が、前記整流回路の出力電圧を分圧す
る分圧回路及び該分圧回路の出力電圧を充電するコンデ
ンサからなる積分回路と、該積分回路と前記 MOS-FET の
ゲートとの間に挿入された抵抗とで構成されている こと
を特徴とする直流電源装置。(57) [Claim 1] A rectifier having a power switch for turning on / off a commercial power supply, a rectifier circuit for rectifying an AC voltage of the commercial power supply, and a large-capacity smoothing capacitor. A smoothing circuit that converts a voltage rectified by the circuit into a DC voltage; and a line inserted between the rectifying circuit and the smoothing circuit.
A MOS-FET and the MO switch for several cycles of a commercial frequency when an AC voltage is applied to the rectifier circuit by turning on the power switch.
Operate the S-FET in the active area, and then
And an element drive circuit for operating the element in a saturation region , wherein the element drive circuit divides an output voltage of the rectifier circuit.
And a capacitor for charging an output voltage of the voltage dividing circuit.
An integrating circuit consisting of capacitors, of the MOS-FET and the integrating circuit
A DC power supply device comprising: a resistor inserted between the gate and the gate .
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18171998A JP3508553B2 (en) | 1998-06-29 | 1998-06-29 | DC power supply |
| TW87114401A TW437148B (en) | 1998-06-29 | 1998-08-31 | DC power apparatus |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18171998A JP3508553B2 (en) | 1998-06-29 | 1998-06-29 | DC power supply |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2000014152A JP2000014152A (en) | 2000-01-14 |
| JP3508553B2 true JP3508553B2 (en) | 2004-03-22 |
Family
ID=16105684
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP18171998A Expired - Lifetime JP3508553B2 (en) | 1998-06-29 | 1998-06-29 | DC power supply |
Country Status (2)
| Country | Link |
|---|---|
| JP (1) | JP3508553B2 (en) |
| TW (1) | TW437148B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7804257B2 (en) | 2006-12-01 | 2010-09-28 | Hong Fu Jin Precision Industry (Shenzhen) Co., Ltd. | Control circuit for identifying power adaptor and method for use thereof |
-
1998
- 1998-06-29 JP JP18171998A patent/JP3508553B2/en not_active Expired - Lifetime
- 1998-08-31 TW TW87114401A patent/TW437148B/en not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| JP2000014152A (en) | 2000-01-14 |
| TW437148B (en) | 2001-05-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5712774A (en) | Device for suppressing higher harmonic current of power source | |
| JPH10510699A (en) | Switched mode power supply with feedback via transformer and primary winding | |
| JP2003219635A5 (en) | ||
| JP3508696B2 (en) | DC power supply | |
| JP3508553B2 (en) | DC power supply | |
| JP4725696B2 (en) | Switching power supply | |
| JP3522405B2 (en) | Flyback type and forward type switching power supply | |
| JP3215273B2 (en) | Switching power supply | |
| JP2002125367A (en) | Power supply | |
| CN109617385A (en) | A kind of capacitor pre-charge circuit | |
| JPH0898393A (en) | Dc power unit | |
| EP1136171A3 (en) | Resistance welding power supply apparatus | |
| JPS6022573B2 (en) | Inrush current limit circuit | |
| JP3281052B2 (en) | Power circuit | |
| JP2003244941A (en) | Method of detecting current of synchronous rectification type dc-dc converter | |
| JP2762907B2 (en) | Overcurrent protection device for switching regulator | |
| JPH08115134A (en) | Power source circuit | |
| JP3090299B2 (en) | Power supply circuit | |
| JPH11285253A (en) | Power supply | |
| JP2816672B2 (en) | DC power supply | |
| JPS6155340B2 (en) | ||
| JPH0348328U (en) | ||
| JPH034127Y2 (en) | ||
| JP2566566B2 (en) | Charging circuit with automatic voltage switching function | |
| JP2004208462A (en) | Power supply |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20031209 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20031215 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080109 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090109 Year of fee payment: 5 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100109 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100109 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110109 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120109 Year of fee payment: 8 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130109 Year of fee payment: 9 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130109 Year of fee payment: 9 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| EXPY | Cancellation because of completion of term |