JP3049446B2 - Method for detecting contact failure of measuring pin in circuit board inspection device - Google Patents

Method for detecting contact failure of measuring pin in circuit board inspection device

Info

Publication number
JP3049446B2
JP3049446B2 JP2413175A JP41317590A JP3049446B2 JP 3049446 B2 JP3049446 B2 JP 3049446B2 JP 2413175 A JP2413175 A JP 2413175A JP 41317590 A JP41317590 A JP 41317590A JP 3049446 B2 JP3049446 B2 JP 3049446B2
Authority
JP
Japan
Prior art keywords
pins
pin
impedance
defective
measurement
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2413175A
Other languages
Japanese (ja)
Other versions
JPH04221780A (en
Inventor
信一 関
英彰 若松
和弘 森
幸一 山本
良文 吉沢
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hioki EE Corp
Original Assignee
Hioki EE Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hioki EE Corp filed Critical Hioki EE Corp
Priority to JP2413175A priority Critical patent/JP3049446B2/en
Publication of JPH04221780A publication Critical patent/JPH04221780A/en
Application granted granted Critical
Publication of JP3049446B2 publication Critical patent/JP3049446B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Testing Of Short-Circuits, Discontinuities, Leakage, Or Incorrect Line Connections (AREA)
  • Testing Electric Properties And Detecting Electric Faults (AREA)
  • Tests Of Electronic Circuits (AREA)

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】この発明は回路基板検査装置にお
ける測定用ピンの接触不良検出方法に関するものであ
る。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for detecting a contact failure of a measuring pin in a circuit board inspection apparatus.

【0002】[0002]

【従来例】電子部品等が実装された回路基板の検査にイ
ンサーキットテスタと称される回路基板検査装置が利用
されている。
2. Description of the Related Art A circuit board inspection apparatus called an in-circuit tester is used to inspect a circuit board on which electronic components and the like are mounted.

【0003】この種の装置は、一般に、被検査基板を装
置に載置したのち同基板の所定回路パターン位置に接触
するピンを介して信号源から測定用信号を加え、その応
答信号を他の接触ピンから測定部に取り込んで測定する
ようになっている。この場合、測定は基板上のすべての
部品に対して個々に行なわれ、そのデータをそれぞれの
部品規格、カタログ仕様等に定められている値と比較し
て基板の良否を判定するようにしている。
In this type of apparatus, a substrate to be inspected is generally placed on the apparatus, and then a measurement signal is applied from a signal source via pins that come into contact with a predetermined circuit pattern position on the board, and the response signal is converted to another signal. The measurement is taken in from the contact pin into the measuring section. In this case, the measurement is performed individually for all components on the board, and the data is compared with the values specified in the respective component standards, catalog specifications, and the like to determine the quality of the board. .

【0004】しかしながら部品によって測定項目や定格
値が異なるので、高密度実装の基板などでは検査終了ま
でに多大の手間と時間がかかる。測定を自動化すれば上
記の問題は解消するが、そのためには複雑、大規模な制
御プログラムが必要となり、検査部門等でそれを作成す
るのは実際上極めて困難である。
However, since the measurement items and the rated values differ depending on the components, it takes a great deal of time and effort until the inspection is completed on a high-density mounting board or the like. If the measurement is automated, the above problem is solved, but for that purpose, a complicated and large-scale control program is required, and it is practically extremely difficult for an inspection department or the like to create it.

【0005】そこで本出願人は、ある回路パターンに接
続された複数の部品をそのパターンも含めて1つの回路
網とみなし、あらかじめ他の手段にて良品と確認された
実装基板の各回路網におけるインピーダンスを回路基板
検査装置で測定するとともに、所要の許容差を設定して
基準データとする。しかる後、被検査ロット基板の回路
網のインピーダンスを良品基板と同一方法で測定し、そ
のデータを上記基準データと比較して良否を判定する回
路基板検査方法の発明を先にいくつか提案した。
Therefore, the present applicant regards a plurality of components connected to a certain circuit pattern as one circuit network including the pattern, and considers each of the circuit networks of the mounting board which has been previously confirmed to be good by another means. The impedance is measured by a circuit board inspection device, and a required tolerance is set as reference data. Thereafter, several inventions of a circuit board inspection method for measuring the impedance of the circuit network of the lot board to be inspected by the same method as that of the non-defective board and comparing the data with the reference data to judge the quality are proposed.

【0006】例えばその1つである特願昭63−129
724号の先願発明によると、測定項目がインピーダン
ス1項目であるから複雑な検査プログラムなどを特に必
要としないで自動測定が可能となり、極めて短時間に基
板検査を終了させることができる。
[0006] For example, one of them is Japanese Patent Application No. 63-129.
According to the prior application of No. 724, since the measurement item is one impedance item, automatic measurement is possible without particularly requiring a complicated inspection program and the like, and the substrate inspection can be completed in a very short time.

【0007】[0007]

【発明が解決しようとする課題】ところで、基板のラン
ド等に測定用ピンを接触させたときの接触抵抗は通常1
0〜20mΩ程度で無視できるが、基板数が多くなると
接触の繰り返しによりランド部から生じるはんだ粉など
がピン先に付着し、接触抵抗が増加して接触不良を起こ
すことがある。このため、回路網のインピーダンスは許
容範囲内であってもその測定値には接触抵抗が加わり、
それが許容上限値を超えると装置は不良(NG)と判定
する。
By the way, the contact resistance when a measuring pin is brought into contact with a land or the like of a substrate is usually 1
Although it is negligible at about 0 to 20 mΩ, when the number of substrates increases, solder powder or the like generated from the lands due to repetition of contact may adhere to the pin tip, increasing the contact resistance and causing poor contact. For this reason, even if the impedance of the network is within the allowable range, the measured value is subject to contact resistance,
If it exceeds the allowable upper limit, the device is determined to be defective (NG).

【0008】この場合、検査担当者は例えばプリントア
ウトされたNG判定データを見て、測定用ピンの接触不
良によるのか回路網自体のインピーダンス不良によるの
かを判断したり、あるいは測定用ピンが植設されたピン
ボードを基板から遠ざけてピンの先端部を掃除し、再び
測定を行なって接触抵抗の影響の有無などを調べるよう
にしている。
In this case, the inspector sees, for example, the NG judgment data printed out, and judges whether the measurement pin is caused by a poor contact of the measurement pin or the impedance of the circuit network itself, or the measurement pin is implanted. The obtained pin board is moved away from the substrate, the tip of the pin is cleaned, and the measurement is performed again to check whether or not the influence of the contact resistance is present.

【0009】しかし、前者の場合には担当者に経験を必
要とし、また人によって判断が異なることもある。後者
の場合にはピンの数が多くなるとその掃除が極めてわず
らわしく、いずれにしても好ましくない。
[0009] However, in the former case, the person in charge needs experience, and the judgment may differ from person to person. In the latter case, if the number of pins is increased, the cleaning is extremely troublesome, and it is not preferable in any case.

【0010】この発明は上記の事情を考慮してなされた
もので、その目的は、インピーダンス測定データがNG
判定となった場合、測定用ピンに接触不良があるか否か
を回路基板検査装置にて検出するようにした測定用ピン
の接触不良検出方法を提供することにある。
The present invention has been made in view of the above circumstances, and has as its object the purpose of obtaining impedance measurement data of NG.
It is an object of the present invention to provide a method of detecting a contact failure of a measuring pin, in which, when a determination is made, the circuit board inspection device detects whether or not the measuring pin has a contact failure.

【0011】[0011]

【課題を解決するための手段】図1(A)はこの発明が
適用された回路基板検査装置の実施例における全体構成
図で、例えば1は測定用交流信号を発する信号源、2は
図示しない保持具にて装置にセットされた被検査回路基
板、N1,N2,…は上記基板と対向する図示しないピ
ンボードに植設された測定用ピンで、同ピンボードの移
動により上記基板の所定測定点に接触するようになって
いる。3は例えばリレー群からなるスキャナで、測定用
ピンが4つの場合の例が図2に示されているが、これら
のリレーのオン、オフにより上記ピンを信号源1側又は
測定部4側へ切り換え接続するようになっている。
FIG. 1A is an overall configuration diagram of an embodiment of a circuit board inspection apparatus to which the present invention is applied. For example, 1 is a signal source for generating an AC signal for measurement, and 2 is not shown. The circuit boards to be inspected, N1, N2,..., Which are set on the apparatus by the holders, are measurement pins implanted on a pin board (not shown) facing the board, and predetermined measurement of the board is performed by moving the pin board. It comes into contact with a point. Reference numeral 3 denotes a scanner composed of, for example, a group of relays. An example in which there are four measurement pins is shown in FIG. 2, but these pins are turned to the signal source 1 side or the measurement unit 4 side by turning on and off these relays. The connection is switched.

【0012】測定部4は例えば増幅器5とA/Dコンバ
ータ6及びコントローラ7を備え、コントローラ7は信
号源1への信号発生制御、スキャナ3のリレー切り換え
制御、増幅器5の入力レンジ切り換え制御、及びA/D
コンバータ6のデータを取り込んで回路基板に流れる電
流を測定し、同基板のインピーダンスを演算するととも
に良品基板から収集した基準データと比較してその良否
判定を行ない、必要データを記録部8へ転送して表示も
くしはプリントアウトさせるようになっている。それら
の機能を図1(B)に示す。
The measuring section 4 includes, for example, an amplifier 5, an A / D converter 6, and a controller 7. The controller 7 controls signal generation to the signal source 1, control to switch the relay of the scanner 3, control to switch the input range of the amplifier 5, and A / D
The data of the converter 6 is taken in, the current flowing through the circuit board is measured, the impedance of the board is calculated, and the data is compared with reference data collected from a non-defective board to judge the quality. The display comb is printed out. These functions are shown in FIG.

【0013】同図1(B)を参照すると、上の課題を解
決するため例えばコントローラ7には下記(1)ないし
(3)の手段が備えられている。
Referring to FIG. 1B, in order to solve the above problem, for example, the controller 7 is provided with the following means (1) to (3).

【0014】(1) 検査対象回路網の所定位置に接触
する測定用ピンN1,N2,…のうち、1つのピンと他
の全ピンをスキャナ3内のリレーにてそれぞれ測定部4
と信号源1へ順次切り換え接続し、上記1つのピンと他
の全ピン間のインピーダンス測定を行なわせる1ピン対
他の全ピン間テスト設定手段11。
(1) Among the measuring pins N1, N2,... Which come into contact with a predetermined position of the circuit to be inspected, one pin and all the other pins are respectively connected to the measuring section 4 by a relay in the scanner 3.
And a signal source 1 are sequentially switched and connected, and a test setting means 11 between one pin and all other pins for performing impedance measurement between the one pin and all other pins.

【0015】(2) 上記測定部4に接続した1つのピ
ンに対して他の全ピンから順次1つのピンを信号源へ接
続し、その間のインピーダンスをそれぞれ測定させる2
ピン間テスト設定手段12。
(2) With respect to one pin connected to the measuring section 4, one pin is sequentially connected to a signal source from all other pins, and impedance between them is measured.
Inter-pin test setting means 12;

【0016】(3) 上記(2)の2ピン間テストにて
得たインピーダンスデータの中から最小データを探して
そのデータに所要の正の値を加算し、それを接触不良検
出用の比較基準データとして保持するデータ保持手段1
5。
(3) Find the minimum data from the impedance data obtained in the test between two pins in the above (2), add a required positive value to the minimum data, and use it as a reference for detecting a contact failure. Data holding means 1 for holding as data
5.

【0017】[0017]

【作用】まず、あらかじめ良品と確認された実装基板に
対して上記手段(1)による1ピン対他の全ピン間のイ
ンピーダンス測定と、上記手段(2)による2ピン間の
インピーダンス測定を行ない、(1)の測定データには
それぞれ上、下限の許容差+α%と−β%を与え、良否
判定用の基準データとしてデータ保持手段15に記憶さ
せておく。
First, impedance measurement between one pin and all other pins by means (1) and impedance measurement between two pins by means (2) are performed on a mounting board which has been confirmed as a non-defective product in advance. The measurement data of (1) is given upper and lower tolerances + α% and −β%, respectively, and stored in the data holding unit 15 as reference data for pass / fail determination.

【0018】また、(2)の測定データについてはその
うちの最小値を示す2ピン間インピーダンスデータに対
して上記(3)の手段により接触抵抗の許容最大値+γ
%を加え、接触不良検出用の比較基準データとして上記
同様にデータ保持手段15に記憶させておく。
In the measurement data of (2), the permissible maximum value of contact resistance + γ is calculated by the means of (3) above with respect to the impedance data between two pins indicating the minimum value.
% Is added and stored in the data holding means 15 in the same manner as described above as comparison reference data for detecting a contact failure.

【0019】しかるのち、被検査ロット基板に対して良
品基板と同様に上記(1)による1ピン対他の全ピン間
のインピーダンス測定を行ない、比較・判定手段16に
おいて良品基板から収集した基準データと比較し良否判
定を行なう。
Thereafter, the impedance between one pin and all other pins according to the above (1) is measured for the lot board to be inspected in the same manner as for the non-defective board, and the reference data collected from the non-defective board by the comparing / determining means 16 is obtained. And pass / fail judgment is made.

【0020】この場合、不良と判定された被検査ロット
基板については、上記良品基板の2ピン間テストで最小
値を示した2つのピンと同一ピン番号のピンに対して上
記(2)による2ピン間のインピーダンスを測定し、そ
のデータを比較・判定手段16において良品基板から収
集した上記(3)の接触不良検出用比較基準データと比
較する。
In this case, with respect to the lot board to be inspected determined to be defective, the two pins according to (2) described above with respect to the pins having the same pin numbers as the two pins showing the minimum value in the two-pin test of the good board. The impedance between them is measured, and the data is compared by the comparing / determining means 16 with the reference data for contact failure detection (3) collected from the non-defective substrate.

【0021】ここで、例えば 測定値≦接触不良検出用比較基準データ であれば部品不良等による通常の「NG」の判定がなさ
れ、 測定値>接触不良検出用比較基準データ ならば「接触不良・NG」なる判定がなされて表示部8
に表示される。
Here, for example, if the measured value ≦ the reference data for contact failure detection, a normal “NG” judgment due to a component failure or the like is made. NG "is determined and the display unit 8
Will be displayed.

【0022】[0022]

【実施例】上記課題解決手段(1)にて良品基板からイ
ンピーダンスデータを収集し、良否判定用の基準データ
を作成する方法、及び同手段(2)にて2ピン間のイン
ピーダンスデータを収集する方法は、いずれも前記先願
発明の内容と同様であるから、以下、手短かに説明す
る。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS A method for collecting impedance data from a non-defective substrate by means of the means for solving the problem (1) and creating reference data for quality judgment, and collecting impedance data between two pins by the means (2). Since the methods are the same as those of the invention of the prior application, they will be briefly described below.

【0023】上記図1(A)において、まず回路基板検
査装置に良品基板2aをセットし、上記手段(1)によ
り1ピン対他の全ピン間のインピーダンス測定データを
収集して良否判定用の基準データを作成する。その一例
を図2により説明する。
In FIG. 1A, first, a non-defective board 2a is set in a circuit board inspection apparatus, and impedance measurement data between one pin and all other pins is collected by the means (1) to determine whether or not the board is good. Create reference data. An example will be described with reference to FIG.

【0024】上記図1(A)のスキャナ3内にリレー回
路を記載した図2(A)において、良品基板2aの測定
対象回路網は例えば図2(B)に示すように抵抗R1〜
R5からなり、その抵抗値は図示のようになっているも
のとする。また、回路網の4つの測定点にはそれぞれ測
定用ピンN1〜N4が接触し、これらのピンはスキャナ
3内のリレーS1a,S1b〜S4a,S4bにて信号
源1又は測定部4へ接続されるようになっているものと
する。
In FIG. 2A in which a relay circuit is shown in the scanner 3 of FIG. 1A, the circuit to be measured on the non-defective substrate 2a is, for example, a resistor R1 to R3 as shown in FIG.
R5, and its resistance is as shown in the figure. Measurement pins N1 to N4 contact the four measurement points of the network, respectively, and these pins are connected to the signal source 1 or the measurement unit 4 by the relays S1a, S1b to S4a, and S4b in the scanner 3. It is assumed that

【0025】ここで例えばピンN4を測定部4側に接続
し、他の全ピンN1〜N3を信号源1側に接続してその
間のインピーダンスを測定するものとすると、リレーの
動作は同図2(A)に示すようにS4bはオンでS1b
〜S3bはオフにし、S4aはオフ、S1a〜S3aは
オンにする。この状態を図2(C)に示す。
If the pin N4 is connected to the measuring section 4 and all the other pins N1 to N3 are connected to the signal source 1 to measure the impedance therebetween, the operation of the relay will be described with reference to FIG. As shown in (A), S4b is on and S1b
S3b are turned off, S4a is turned off, and S1a to S3a are turned on. This state is shown in FIG.

【0026】このリレーの駆動方法は、例えば上記図1
(B)のテストモード設定手段9にて1ピン対他の全ピ
ン間テストを指定する。これによりスキャナ制御手段1
0内の1ピン対他の全ピン間テスト設定手段11が作動
状態となる。そこで例えば図示しないキーボードにて を入力すると、上記1ピン対他の全ピン間テスト設定手
段11はリレーS4bへ駆動電流を送出してピンN4を
測定部側へ接続する。また、リレーS1a〜S4aに対
しては例えば上記の反転信号 によりリレーS1a〜S3aへ駆動電流を送出し、ピン
N1〜N3を信号源側へ接続するようになっている。こ
のピン接続の場合、測定部側からピンN4を介して回路
網側を見たインピーダンスをZ4とする。
The method of driving this relay is described in, for example, FIG.
The test between one pin and all other pins is designated by the test mode setting means 9 in (B). Thereby, the scanner control means 1
The test setting means 11 between one pin in 0 and all other pins is activated. So, for example, with a keyboard not shown , The test setting means 11 between pin 1 and all other pins sends a drive current to the relay S4b to connect the pin N4 to the measuring section. For the relays S1a to S4a, for example, To transmit the driving current to the relays S1a to S3a, and connect the pins N1 to N3 to the signal source side. In the case of this pin connection, the impedance when the circuit network side is viewed from the measurement unit side via the pin N4 is defined as Z4.

【0027】ここで例えば図示しないキーボードにより
「測定」を指令すると信号源1は所定レベルの測定用交
流電圧を発し、上記ピンN1〜N3を介して測定対象回
路網に加える。これにより、同信号源1から上記回路網
及びピンN4を経て測定部4へ電流が流れ込む。測定部
4はこの流入電流を測定して上記インピーダンスZ4を
求める。例えば図2(C)の測定ではZ4=29.70
Ωとなり、それを図2(D)の最上欄に示す。
Here, for example, when "measurement" is instructed by a keyboard (not shown), the signal source 1 generates a predetermined level of an AC voltage for measurement and applies it to the circuit to be measured via the pins N1 to N3. As a result, a current flows from the signal source 1 to the measuring section 4 via the circuit network and the pin N4. The measuring section 4 measures the inflow current to obtain the impedance Z4. For example, Z4 = 29.70 in the measurement of FIG.
Ω, which is shown in the uppermost column of FIG.

【0028】また、このZ4の値に対して上限値+αと
下限値−βなる許容範囲を設定して基準データとする。
ここで、例えばα=β=10%とした場合の例を上記最
上欄の右端に示す。以下、他のピンについても同様に1
ピン対他の全ピン間テストを行ない、それぞれ上記図2
(D)に示す基準データを作成してデータ保持手段15
(図1(B))に記憶させる。
Further, an allowable range of an upper limit value + α and a lower limit value -β is set for the value of Z4 and used as reference data.
Here, an example in which α = β = 10% is shown at the right end of the uppermost column. Hereinafter, the same applies to other pins.
A pin-to-pin all other pin test was performed,
The reference data shown in FIG.
(FIG. 1B).

【0029】次に、接触不良検出用の比較基準データ作
成方法について説明する。なお、上記図2(A)と同一
構成の図3(A)において、上記手段(2)によりピン
N4を測定部4側へ接続するとともに、ピンN3を信号
源1側に接続し、良品基板2aの上記と同一回路網に対
してピンN4−N3間の2ピン間インピーダンスを測定
するものとする。この場合、同図3(A)に示すように
リレーS4bはオンでS1b〜S3bはオフにし、リレ
ーS3aはオンでS1a,S2a,S4aはオフにす
る。この状態を図3(B)に示す。同図3(B)の接続
において、測定部側からピンN4を介して回路網側を見
たインピーダンスをZ4・3とする。
Next, a method of preparing comparison reference data for detecting a contact failure will be described. In FIG. 3A having the same configuration as that of FIG. 2A, the pin N4 is connected to the measuring section 4 by the means (2), and the pin N3 is connected to the signal source 1 side. Assume that the impedance between two pins between pins N4 and N3 is measured with respect to the same circuit network as that of 2a. In this case, as shown in FIG. 3A, the relay S4b is on and S1b to S3b are off, the relay S3a is on, and S1a, S2a, and S4a are off. This state is shown in FIG. In the connection of FIG. 3B, the impedance when the circuit network side is viewed from the measuring section side via the pin N4 is Z4 · 3.

【0030】リレーの駆動方法は例えばテストモード設
定手段9(図1(B))にて2ピン間テストを指定し、
スキャナ制御手段10内の2ピン間テスト設定手段12
を作動状態にする。次に、例えば図示しないキーボード
のキー操作により、 とを入力する。これにより、上記2ピン間テスト設定手
段12はリレーS4bとS3aに駆動電流を送出し、ピ
ンN4とN3をそれぞれ測定部4側と信号源1側へ接続
する。
The method of driving the relay is such that a test between two pins is designated by the test mode setting means 9 (FIG. 1B), for example.
Test setting means 12 between two pins in scanner control means 10
To the operating state. Next, for example, by key operation of a keyboard (not shown), When Enter As a result, the test setting means 12 between two pins sends a driving current to the relays S4b and S3a, and connects the pins N4 and N3 to the measuring section 4 side and the signal source 1 side, respectively.

【0031】ここで、例えば上記キーボードにて「測
定」を指令すると信号源1は測定用交流電圧を発し、そ
の応答電流がピンN4を介して測定部4に流れ込む。測
定部4はこの電流を測定して上記2ピン間のインピーダ
ンスZ4・3を求める。
Here, for example, when "measurement" is commanded by the keyboard, the signal source 1 generates an AC voltage for measurement, and the response current flows into the measuring section 4 via the pin N4. The measuring section 4 measures this current to determine the impedance Z4.3 between the two pins.

【0032】次に、ピンN4は測定部側に接続した状態
でピンN2,N1を順に信号源側に接続し、その間のイ
ンピーダンスZ4・2,Z4・1を測定する。以下、同
様にピンN3,N2,N1を順に測定部側に接続し、他
のピンの1つを信号源側に接続して2ピン間のインピー
ダンスを測定すると図3(C)に示すデータが得られ
る。
Next, while the pin N4 is connected to the measuring section, the pins N2 and N1 are connected to the signal source side in order, and the impedances Z4.2 and Z4.1 between them are measured. Hereinafter, similarly, when the pins N3, N2, and N1 are sequentially connected to the measurement unit side and one of the other pins is connected to the signal source side and the impedance between the two pins is measured, the data shown in FIG. can get.

【0033】ここで、測定部側に接続した1つのピンと
信号源側に接続した他のピンとの間におけるインピーダ
ンス測定値から最小値を探す。例えばピンN4を測定部
側に接続し、他のピンを信号源側に接続した場合の測定
データはZ4・3,Z4・2,Z4・1の3つである
が、Z4・3が29.71Ωで最も小さいからそれを最
小値とする。
Here, a minimum value is searched for from the measured impedance value between one pin connected to the measuring section and another pin connected to the signal source side. For example, when the pin N4 is connected to the measurement unit side and the other pins are connected to the signal source side, there are three measurement data of Z4, 3, Z4, 2, and Z4. Since it is the smallest at 71Ω, it is set to the minimum value.

【0034】接触不良検出用の比較基準データは、この
最小値に正のある値+γを加えて作成する。上記図3
(C)には各ピンの2ピン間インピーダンス測定値から
抽出した最小値と、この最小値に加算する上記γを例え
ば最小値の10%として比較基準データを作成した例が
示されている。ここで、2ピン間インピーダンスの最小
値を利用する理由と加算値γについて説明する。
The comparison reference data for detecting a contact failure is created by adding a positive value + γ to this minimum value. FIG. 3 above
(C) shows an example in which the minimum value extracted from the measured value of the impedance between the two pins of each pin, and the comparison reference data created with the γ to be added to this minimum value being, for example, 10% of the minimum value. Here, the reason for using the minimum value of the impedance between the two pins and the added value γ will be described.

【0035】2ピン間インピーダンスの最小値について
は、回路網と測定用ピンの間に接触抵抗があると、測定
インピーダンス=回路網本来のインピーダンス+接触抵
抗となる。この場合、測定に関与するピンの数が多いと
どのピンが接触不良であるかを検出するのが困難になる
から、ピンは最小数すなわち2つとする。
With respect to the minimum value of the impedance between the two pins, if there is a contact resistance between the circuit network and the measuring pin, the measured impedance is equal to the original impedance of the circuit network + the contact resistance. In this case, if the number of pins involved in the measurement is large, it becomes difficult to detect which pin is in poor contact. Therefore, the number of pins is set to the minimum number, that is, two.

【0036】また、上式によると回路網本来のインピー
ダンスが小さいほど測定値に対する接触抵抗の占める割
合が大きく、したがって接触不良ピンの検出が容易にな
る。よって、例えば測定用ピンの接触抵抗が10〜20
mΩというような通常無視できる値の状態において良品
基板の2ピン間インピーダンスを測定し、その最小値を
利用する。
Further, according to the above equation, the smaller the impedance inherent in the circuit network, the larger the ratio of the contact resistance to the measured value, and thus the easier it is to detect a defective contact pin. Therefore, for example, the contact resistance of the measuring pin is 10 to 20.
The impedance between the two pins of the non-defective substrate is measured in a state where the value is usually negligible such as mΩ, and the minimum value is used.

【0037】次に、加算値γについて説明する。なお、
上記図2(B)又は図3(B)において、回路網を構成
する抵抗R1〜R5の抵抗値は公称値を表すものとす
る。ここで、良品基板においては例えば実質的に公称値
と等しい値を有する抵抗が使用され、被検査ロット基板
においては公称値に対して±10%の許容差を有する抵
抗が使用されているものとすると、被検査ロット基板を
測定して得られる2ピン間インピーダンスの最小値は、
良品基板から得た最小値を中心としてその−10%から
+10%の範囲にばらつくことになる。
Next, the added value γ will be described. In addition,
In FIG. 2B or FIG. 3B, the resistance values of the resistors R1 to R5 forming the circuit network represent nominal values. Here, for example, a non-defective substrate uses a resistor having a value substantially equal to the nominal value, and a tested lot substrate uses a resistor having a tolerance of ± 10% with respect to the nominal value. Then, the minimum value of the impedance between the two pins obtained by measuring the inspection lot board is
The value varies from −10% to + 10% around the minimum value obtained from a good substrate.

【0038】しかし、被検査ロット基板では一般にマイ
ナス許容差の抵抗とプラス許容差の抵抗が混ざって使用
されるので、実際にばらつく範囲は平均化されて上記よ
り狭くなる。測定用ピンに接触抵抗があると測定した最
小値は接触抵抗分だけ増加するから、良品基板の最小値
を基準とした場合にはそれより高い方へ接触抵抗の許容
上限値を設定する。この実施例においては良品基板の最
小値にある値+γを加えて許容上限値、すなわち接触不
良検出用の比較基準データとしている。上記図3(C)
では、一般回路網に対してこの加算値+γを実用上例え
ば良品基板の最小値の10%ににしているが、回路網に
要求される機能の厳しさに応じてγの値を決めることは
当然である。
However, since a lot of substrates to be inspected generally uses a mixture of resistors having a minus tolerance and a resistor having a plus tolerance, the range of variation is averaged and narrower than the above. If the measuring pin has a contact resistance, the measured minimum value increases by the contact resistance. Therefore, when the minimum value of the non-defective substrate is used as a reference, the allowable upper limit value of the contact resistance is set to a higher value. In this embodiment, a value + γ is added to the minimum value of the non-defective substrate to obtain an allowable upper limit value, that is, comparison reference data for detecting a contact failure. FIG. 3 (C) above
In this example, this added value + γ is practically set to, for example, 10% of the minimum value of a non-defective substrate for a general network, but it is not possible to determine the value of γ according to the strictness of the function required for the network. Of course.

【0039】上記は複数の2ピン間インピーダンス測定
データから最小値データ1つを用いて接触不良検出用の
比較基準データを作成する例であるが、メモリ(データ
保持手段15)に余裕がある場合には最小値とその次に
小さい測定データを用いて2つの比較基準データを作成
してもよい。例えば上記図3(C)の測定部側ピンN4
については、同図に示すように最小値29.71Ω(Z
4・3)、比較基準データ32.7Ωのほか、次に小さ
い値48.67Ω(Z4・2)を利用してその10%増
の53.5Ωを比較基準データにする。
The above is an example in which comparison reference data for detecting a contact failure is created by using one minimum value data from a plurality of impedance measurement data between two pins, but the memory (data holding means 15) has room. , Two comparison reference data may be created using the minimum value and the next smaller measurement data. For example, the measuring section side pin N4 in FIG.
, The minimum value 29.71Ω (Z
4.3), in addition to the comparison reference data of 32.7Ω, the next smallest value of 48.67Ω (Z4.2) is used, and 53.5Ω which is increased by 10% is used as the comparison reference data.

【0040】このようにすると、例えば被検査ロット基
板の2ピン間テストデータZ4・3が、 Z4・3>比較基準データ(32.7Ω) となって接触不良と判定された場合、ピンN4とN3の
どちら側が接触不良であるかは、ピンN4とN2間の2
ピン間インピーダンスZ4・2を測定して上記他の比較
基準データ(53.5Ω)と比較することにより簡単に
知ることができる。
In this way, for example, when the test data Z4.3 between the two pins of the lot board to be inspected becomes Z4.3 / 3> comparison reference data (32.7Ω) and it is determined that the contact is poor, the pin N4 Which side of N3 is in poor contact is determined by the distance between pins N4 and N2.
It can be easily known by measuring the inter-pin impedance Z4.2 and comparing it with the other comparison reference data (53.5Ω).

【0041】例えば、 Z4・2>比較基準データ(53.5Ω) であればピンN4側が接触不良であり、 Z4・2≦比較基準データ(53.5Ω) であればピンN3側に接触不良があることがわかる。For example, if Z4.2> comparison reference data (53.5Ω), the contact failure on pin N4 is poor, and if Z4.2 ≦ comparison reference data (53.5Ω), contact failure on pin N3 is poor. You can see that there is.

【0042】ちなみに、図4には接触不良の検出を回路
基板検査装置にて行なう場合の一例が流れ線図で示され
ている。以下、各ステップについての概要を説明する。
FIG. 4 is a flow chart showing an example of the case of detecting a contact failure by a circuit board inspection apparatus. Hereinafter, the outline of each step will be described.

【0043】P1……良品基板の各回路網について1ピ
ン対他の全ピン間のインピーダンスを測定し、そのデー
タを収集する。
P1... Measure the impedance between one pin and all the other pins of each circuit network of the non-defective board, and collect the data.

【0044】P2……P1で収集したデータに所望の許
容差+α,−βを設定して基板の良否判定用基準データ
を作成する。
P2... Set the desired tolerances + α and −β to the data collected in P1 to create reference data for determining the acceptability of the substrate.

【0045】P3……上記回路網について2ピン間のイ
ンピーダンスを測定し、そのデータを収集する。
P3: Measure the impedance between the two pins of the above network and collect the data.

【0046】P4……P3で収集したデータからそれぞ
れ最小値を抽出し、所望の値+γを加えて接触不良検出
用の比較基準データを作成する。
P4... Each of the minimum values is extracted from the data collected in P3, and a desired value + γ is added to create comparison reference data for contact failure detection.

【0047】P5……データ収集が終わっていなければ
P1へ戻り、終われば被検査ロット基板のテストに入
る。
P5 If the data collection is not completed, the process returns to P1, and if completed, the test of the lot substrate to be inspected is started.

【0048】P6……被検査ロット基板に対してP1と
同様の測定をする。
P6: The same measurement as that of P1 is performed on the lot substrate to be inspected.

【0049】P7……P6の測定データを良否判定用基
準データ(P2)と比較する。
P7... The measured data of P6 is compared with the reference data (P2) for quality judgment.

【0050】P8……不良(NG)の判定になった場合
にはP4の最小値を示すピンと同一番号の2ピン間でイ
ンピーダンスを測定する。
P8: If it is determined to be defective (NG), the impedance is measured between two pins having the same number as the pin indicating the minimum value of P4.

【0051】P9……P8の測定データを接触不良検出
用比較基準データ(P4)と比較し、測定データ≦比較
基準データ、ならば部品等による通常の不良、測定デー
タ>比較基準データ、ならば接触不良による不良と判定
する。
P9... The measurement data of P8 is compared with the comparison reference data (P4) for detecting contact failure, and if measurement data ≦ comparison reference data, normal failure due to parts, etc., measurement data> comparison reference data, It is determined to be defective due to poor contact.

【0052】P10,P11……P9の判定結果をそれ
ぞれ表示する。
.., P11,..., P9 are displayed.

【0053】[0053]

【効果】以上、詳細に説明したようにこの発明において
は、まず良品基板の回路網に対して1ピン対他の全ピン
間のインピーダンス測定と2ピン間のインピーダンス測
定を行ない、前者の測定値にはそれぞれ上、下限の許容
差を設定して基板の良否判定用基準データを作成し、後
者の測定値については測定部側の1つのピンと信号源側
の各1つのピンとの間の最小測定値にそれぞれ正の所定
値を加えて接触不良検出用の比較基準データを作成する
ようになっている。
As described in detail above, according to the present invention, firstly, the impedance between one pin and all other pins and the impedance between two pins are measured with respect to the circuit network of the non-defective board, and the measured value of the former is measured. The upper and lower tolerances are set respectively to create reference data for the quality judgment of the board. For the latter measurement value, the minimum measurement between one pin on the measurement part side and one pin on the signal source side is performed. By adding a positive predetermined value to each value, comparison reference data for detecting a contact failure is created.

【0054】しかる後、被検査ロット基板の回路網に対
して良品基板と同一方法により1ピン対他の全ピン間の
インピーダンスを測定し、上記良否判定用の基準データ
と比較するようになっている。ここで、その測定値が上
記基準データの許容範囲外となって不良と判定した場合
には、当該測定ステップの測定部側ピンに対して2ピン
間のインピーダンスが最小となる信号源側ピンとの間の
インピーダンスを良品基板と同一方法により測定し、そ
の値を上記接触不良検出用の比較基準データと比較す
る。この場合、例えば測定値≦比較基準データであれば
部品不良等による通常の不良と判定し、測定値>比較基
準データならば接触不良と判定してそれぞれ表示するよ
うになっている。
Thereafter, the impedance between one pin and all other pins in the circuit network of the inspection lot board is measured by the same method as that of the non-defective board, and is compared with the reference data for the quality judgment. I have. Here, when the measured value is out of the allowable range of the reference data and it is determined to be defective, the impedance between the two pins is minimized with respect to the signal source side pin with respect to the measurement section side pin in the measurement step. The impedance between them is measured by the same method as that for a non-defective substrate, and the value is compared with the above-mentioned comparison reference data for detecting a contact failure. In this case, for example, if the measured value ≦ the comparison reference data, it is determined that the failure is a normal failure due to a component failure or the like.

【0055】したがってこの発明によると、接触不良の
有無は装置が測定データを基準データと比較して自動的
に判定するため検査担当者などの思考、判断が不要とな
り、判定に人為的な差が発生せず基板検査の効率化に極
めて有利である。
Therefore, according to the present invention, the presence / absence of a contact failure is automatically determined by the apparatus comparing the measured data with the reference data, so that the thinking and judgment of the inspector and the like are not required, and there is no artificial difference in the judgment. This is extremely advantageous in improving the efficiency of substrate inspection without generation.

【図面の簡単な説明】[Brief description of the drawings]

【図1】(A) この発明を適用した回路基板検査装置
の全体構成を示すブロック図 (B) コントローラの内部機能を示すブロック線図
FIG. 1A is a block diagram showing an overall configuration of a circuit board inspection apparatus to which the present invention is applied. FIG. 1B is a block diagram showing internal functions of a controller.

【図2】(A) 1ピン対他の全ピン間テスト説明用の
接続図 (B) 測定対象回路網の構成図 (C) 測定対象回路網における1ピン対他の全ピン間
テストの接続図 (D) 1ピン対他の全ピン間テストにおける基準デー
タ作成方法の説明図
FIG. 2A is a connection diagram for explaining a test between one pin and all other pins. FIG. 2B is a configuration diagram of a circuit to be measured. FIG. 2C is a connection diagram of a test between one pin and all other pins in the circuit to be measured. Figure (D) Illustration of the method of creating reference data in a test between one pin and all other pins

【図3】(A) 2ピン間テスト説明用の接続図 (B) 測定対象回路網における2ピン間テストの接続
図 (C) 測定対象回路網における比較基準データ作成方
法の説明図
FIG. 3A is a connection diagram for explaining a test between two pins; FIG. 3B is a connection diagram for a test between two pins in a circuit to be measured; FIG.

【図4】接触不良を自動的に検出する手順を示す流れ線
FIG. 4 is a flowchart showing a procedure for automatically detecting a contact failure.

【符号の説明】[Explanation of symbols]

1 信号源 2 被検査ロット基板 2a 良品基板 3 スキャナ 4 測定部 11 1ピン対他の全ピン間テスト設定手段 12 2ピン間テスト設定手段 14 インピーダンス演算手段 16 比較・判定手段 N1,N2,… 測定用ピン DESCRIPTION OF SYMBOLS 1 Signal source 2 Inspection lot board 2a Non-defective board 3 Scanner 4 Measuring unit 11 Test setting means between 1 pin and all other pins 12 Test setting means between 2 pins 14 Impedance calculation means 16 Comparison / judgment means N1, N2, ... Measurement Pin

───────────────────────────────────────────────────── フロントページの続き (72)発明者 山本 幸一 長野県埴科郡坂城町大字坂城6249番地 日置電機株式会社内 (72)発明者 吉沢 良文 長野県埴科郡坂城町大字坂城6249番地 日置電機株式会社内 (56)参考文献 特開 平2−87082(JP,A) (58)調査した分野(Int.Cl.7,DB名) G01R 31/00 - 31/3193 ──────────────────────────────────────────────────続 き Continuing on the front page (72) Inventor Koichi Yamamoto 6249 Sakajo, Sazajo-cho, Hanishina-gun, Nagano Prefecture Inside of Hioki Electric Co., Ltd. (56) References JP-A-2-87082 (JP, A) (58) Fields investigated (Int. Cl. 7 , DB name) G01R 31/00-31/3193

Claims (1)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 あらかじめ良品と確認された実装回路基
板の所定パターン位置に複数の測定用ピンを接触させ、
該ピンの1つと他の全部をスキャナにてそれぞれ測定部
と信号源へ順次切り換え接続してその都度同信号源から
上記良品基板へ測定用交流電圧を発し、その応答電流信
号を上記1つのピンを介して測定部にに取り込み同ピン
位置における良品基板の回路網の1ピン対他の全ピン間
インピーダンスを測定して基準データを作成し、次に、
被検査ロット基板の回路網のインピーダンスを上記と同
一方法により測定し、該測定値を上記良品基板から作成
した基準データと比較してその良否を判定する回路基板
検査装置において、上記測定部の1つのピンと上記信号
源側の複数のピンうちの1つとを順次組み合せて各2ピ
ン間における良品基板のインピーダンスをあらかじめ測
定するとともに、測定部側の同一ピンについて得られる
複数の測定データ中の最小値に対してそれぞれ当該回路
網が必要とする機能の精度に関連した正の所定値を加え
て接触不良検出用の比較基準データとなし、被検査ロッ
ト基板が1ピン対他の全ピン間のインピーダンス測定で
不良判定になった場合には、上記良品基板の2ピン間イ
ンピーダンスが最小値を示すピンと同一のピンにて不良
基板の2ピン間インピーダンスを測定し、該測定値が上
記比較基準データを超えた場合に接触不良と判定するこ
とを特徴とする回路基板検査装置における測定用ピンの
接触不良検出方法。
1. A plurality of measuring pins are brought into contact with a predetermined pattern position of a mounted circuit board which has been previously confirmed as a non-defective product,
One of the pins and all the other pins are sequentially switched and connected to a measuring unit and a signal source by a scanner, and a measuring AC voltage is generated from the same signal source to the non-defective substrate each time, and the response current signal is transmitted to the one pin. Is taken into the measurement unit via the, the impedance between one pin and all other pins of the circuit network of the non-defective board at the same pin position is measured, and reference data is created.
In a circuit board inspection apparatus for measuring the impedance of a circuit network of a lot board to be inspected by the same method as described above and comparing the measured value with reference data created from the non-defective board to judge the quality, One pin and one of the plurality of pins on the signal source side are sequentially combined to measure in advance the impedance of the non-defective substrate between the two pins, and the minimum value among a plurality of measurement data obtained for the same pin on the measurement unit side A positive predetermined value related to the accuracy of the function required by the circuit network is used as comparison reference data for detecting a contact failure, and the impedance of the inspected lot substrate between one pin and all other pins If the measurement results in a failure, the impedance between the two pins of the defective board is the same as the pin with the minimum impedance between the two pins of the non-defective board. Impedance was measured, contact failure detection method of the measurement pin in the circuit board inspection apparatus characterized by measured value is determined to be defective contact if it exceeds the comparison reference data.
JP2413175A 1990-12-21 1990-12-21 Method for detecting contact failure of measuring pin in circuit board inspection device Expired - Fee Related JP3049446B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2413175A JP3049446B2 (en) 1990-12-21 1990-12-21 Method for detecting contact failure of measuring pin in circuit board inspection device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2413175A JP3049446B2 (en) 1990-12-21 1990-12-21 Method for detecting contact failure of measuring pin in circuit board inspection device

Publications (2)

Publication Number Publication Date
JPH04221780A JPH04221780A (en) 1992-08-12
JP3049446B2 true JP3049446B2 (en) 2000-06-05

Family

ID=18521861

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2413175A Expired - Fee Related JP3049446B2 (en) 1990-12-21 1990-12-21 Method for detecting contact failure of measuring pin in circuit board inspection device

Country Status (1)

Country Link
JP (1) JP3049446B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11067658B2 (en) 2018-09-13 2021-07-20 Samsung Electronics Co., Ltd. Probe card inspection wafer, probe card inspection system, and method of inspecting probe card
KR102382569B1 (en) * 2020-10-28 2022-04-01 주식회사 에머릭스 Method for inspecting printed assembly circuit board assembly using printed circuit board assembly inspection device

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002014134A (en) * 2000-06-30 2002-01-18 Hioki Ee Corp Device for inspecting circuit board
JP4634470B2 (en) * 2008-02-25 2011-02-16 日置電機株式会社 Impedance measuring device
JP6520371B2 (en) * 2015-05-13 2019-05-29 富士ゼロックス株式会社 Substrate inspection apparatus, substrate inspection method, and substrate inspection program
CN117233516B (en) * 2023-11-13 2024-03-01 朗思传感科技(深圳)有限公司 Pin detection method and pin detection device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11067658B2 (en) 2018-09-13 2021-07-20 Samsung Electronics Co., Ltd. Probe card inspection wafer, probe card inspection system, and method of inspecting probe card
KR102382569B1 (en) * 2020-10-28 2022-04-01 주식회사 에머릭스 Method for inspecting printed assembly circuit board assembly using printed circuit board assembly inspection device

Also Published As

Publication number Publication date
JPH04221780A (en) 1992-08-12

Similar Documents

Publication Publication Date Title
JP3049446B2 (en) Method for detecting contact failure of measuring pin in circuit board inspection device
JP2630846B2 (en) Testing of electrical circuits
US5432460A (en) Apparatus and method for opens and shorts testing of a circuit board
JPH09203765A (en) Substrate inspecting device which includes visual inspection
JPS5817377A (en) Continuity testing device for flat cable
JP3329481B2 (en) Short group configuration method for circuit board inspection equipment
JP3577912B2 (en) Electronic circuit inspection equipment
JP3147855B2 (en) Inspection method for mounting boards
KR100355716B1 (en) Test method of low resistor for in-circuit tester
JPH09203764A (en) Method for judging presence or absence of poorly connected lead by using four-terminal measuring method
JPH05164803A (en) Open test device for in-circuit tester
JP3047115B2 (en) Method for creating impedance-related data of mounting board in circuit board inspection device
JP2765096B2 (en) Apparatus and method for diagnosing connection quality of electrical connector
JP2546723B2 (en) Low impedance detection method in circuit board inspection device
JPH04315068A (en) Apparatus for inspecting printed circuit board
JPH0697254B2 (en) Circuit board inspection method
JPH04355378A (en) Confirmation of contact probe
KR20020094117A (en) Method for testing rlc parallel circuit on the printed circuit board
JPH05264676A (en) Method and device for detecting fault
JPH0326973A (en) Method for inspecting integrated circuit inspecting apparatus
JPH0758313B2 (en) Circuit board inspection method
CN113406535A (en) Test board and test method for detecting electronic wire between boards
KR0137697B1 (en) Parts error search method & device
JPH03289571A (en) Preparation of data on connection state of component of mounting substrate in circuit board
JPH01242973A (en) Inspecting method for open short circuit of circuit board pattern

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20000202

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090331

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100331

Year of fee payment: 10

LAPS Cancellation because of no payment of annual fees