JP2546530B2 - Loc構造半導体装置 - Google Patents

Loc構造半導体装置

Info

Publication number
JP2546530B2
JP2546530B2 JP5348277A JP34827793A JP2546530B2 JP 2546530 B2 JP2546530 B2 JP 2546530B2 JP 5348277 A JP5348277 A JP 5348277A JP 34827793 A JP34827793 A JP 34827793A JP 2546530 B2 JP2546530 B2 JP 2546530B2
Authority
JP
Japan
Prior art keywords
semiconductor device
semiconductor chip
lead
insulating tape
loc structure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP5348277A
Other languages
English (en)
Other versions
JPH07193092A (ja
Inventor
智恒 杉山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP5348277A priority Critical patent/JP2546530B2/ja
Priority to GB9422410A priority patent/GB2285171A/en
Priority to KR1019940033222A priority patent/KR950021289A/ko
Publication of JPH07193092A publication Critical patent/JPH07193092A/ja
Application granted granted Critical
Publication of JP2546530B2 publication Critical patent/JP2546530B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49503Lead-frames or other flat leads characterised by the die pad
    • H01L23/4951Chip-on-leads or leads-on-chip techniques, i.e. inner lead fingers being used as die pad
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49503Lead-frames or other flat leads characterised by the die pad
    • H01L23/49513Lead-frames or other flat leads characterised by the die pad having bonding material between chip and die pad
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05553Shape in top view being rectangular
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/2612Auxiliary members for layer connectors, e.g. spacers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/4826Connecting between the body and an opposite side of the item with respect to the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73215Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/8385Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83855Hardening the adhesive by curing, i.e. thermosetting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/8385Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/8388Hardening the adhesive by cooling, e.g. for thermoplastics or hot-melt adhesives
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01057Lanthanum [La]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06Polymers
    • H01L2924/078Adhesive characteristics other than chemical
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06Polymers
    • H01L2924/078Adhesive characteristics other than chemical
    • H01L2924/07802Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Wire Bonding (AREA)
  • Die Bonding (AREA)

Description

【発明の詳細な説明】
【0001】
【産業上の利用分野】本発明はリードに絶縁テープを利
用して半導体チップを搭載したLOC(リード・オン・
チップ)構造の半導体装置に関し、特にリードと半導体
チップとを電気接続する金属細線のボンディング性を改
善した半導体装置に関する。
【0002】
【従来の技術】この種の半導体装置の一例を図3に示
す。導電金属板で形成された複数本のリード11はL字
状に曲げ形成され、そのインナーリード部11aの下面
にはポリイミドテープ12aの両面に熱硬化性接着剤1
2cを塗布した絶縁テープ(ポリイミドテープ)12に
より半導体チップ13が接着されている。また、インナ
ーリード部11aと半導体チップ13の電極パッド13
aとは金属細線14で電気接続される。そして、リード
のアウターリード部11bを除く領域をエポキシ系樹脂
15により封止する。
【0003】なお、絶縁テープ12により半導体チップ
13をインナーリード部11aに接着する際には、予め
絶縁テープ12をインナーリード部11aの下面に接着
しておき、その後に半導体チップ13を絶縁テープ12
の下面に接着させる。このとき、熱硬化性接着剤12c
を硬化させるために、通常では150℃、1.5時間程
度のベーク(熱処理)を行っている。
【0004】
【発明が解決しようとする課題】このような半導体装置
では、熱硬化性接着剤12cを硬化させるためのベーク
工程において、熱硬化性接着剤12c中に含まれるカー
ボン等の有機成分が飛散され、これがインナーリード部
11aのAgメッキ面に付着し、金属細線14をAgメ
ッキ面に接続する際のボンディングの信頼性が低下され
る。このため、次工程の樹脂封止時に、金属細線14の
接続外れ等の事故が生じ易くなり、半導体装置全体の信
頼性が低下されるという問題がある。
【0005】このため、熱硬化性接着剤に代えて熱可塑
性接着剤を使用することが考えられる。例えば、特開平
3−148139号公報では、その1つの例として、絶
縁テープの半導体チップ側を熱可塑性接着剤としたもの
が提案されている。この公報記載の技術は、専ら半導体
チップをリードに固定する際の位置決めの容易化を図っ
たものであり、本来は前記した問題を解決するためのも
のではないが、それでも絶縁テープの両面の熱硬化性接
着剤の一方のみを熱可塑性接着剤で構成することで、ベ
ーク時における有機成分の飛散を抑制することは期待で
きる。
【0006】しかしながら、本発明者がこの公報記載の
ものについて検討を加えたところ、全体としてカーボン
の飛散は抑制できるものの、インナーリードのAg面に
付着する有機成分(カーボン)量は図3のものと大差は
なく、依然として金属細線のボンディング性を改善する
ものではないことが確認された。本発明の目的は、この
ようなリードにおける有機成分の付着を抑制して信頼性
の高いボンディング性を得ることを可能にしたLOC構
造半導体装置を提供することにある。
【0007】
【課題を解決するための手段】本発明は、リードに半導
体チップを搭載する絶縁テープには、リード側の面に熱
可塑性接着剤を有し、半導体チップ側の面に熱硬化性接
着剤を有する構成とする。この半導体装置は、半導体チ
ップの電極パッドと、リードのAgメッキ面とを金属細
線で電気接続し、またリードのインナーリード、絶縁テ
ープ、半導体チップ、および金属細線を樹脂で封止する
構成とする。また、絶縁テープはポリイミドテープで構
成され、その片面に熱可塑性接着剤を有し、他方の面に
熱硬化性接着剤を有する構成とされる。
【0008】
【作用】この構成によれば、絶縁テープにより半導体チ
ップをリードに接着固定する際の熱処理時に、絶縁テー
プの熱硬化性接着剤中の有機成分の飛散を抑制し、かつ
この有機成分がリード面に付着されることを抑制し、金
属細線とリードとのボンディング性を改善し、接続不良
の発生を未然に防止する。
【0009】
【実施例】次に、本発明について図面を参照して説明す
る。図1は本発明の一実施例の断面図、図2は要部の斜
視図である。これらの図において、複数本のリードフレ
ーム1は金属板を加工してその表面にAgをメッキして
構成とされており、そのインナーリード部1aを略水平
方向に向け、アウターリード部1bを略垂直に向けたL
字状に形成されている。そして、インナーリード部1a
の下面には絶縁テープ2を接着し、さらにこの絶縁テー
プ2の下面には半導体素子や電極パッドが形成された半
導体チップ3をその表面を上に向けて接着固定されてい
る。また、インナーリード部1aと半導体チップ3の電
極パッド3aには金属細線4がボンディングされ、この
金属細線4により両者の電気接続が行われている。その
上で、前記アウターリード部1bを除く全体がエポキシ
系樹脂5により封止され、樹脂封止型半導体装置が構成
されている。
【0010】前記絶縁テープ2はポリイミドテープ2a
を主体に構成されており、その上面のインナーリード側
に熱可塑性接着剤2bが設けられ、下面の半導体チップ
側に熱硬化性接着剤2cが設けられている。そして、い
ずれも熱処理を行うことで絶縁テープ2をインナーリー
ド部1aと半導体チップ3にそれぞれ接着し、この絶縁
テープ2を介して半導体チップ3をインナーリード部1
aに接着した構成とされている。
【0011】このように、インナーリード側に熱可塑性
接着剤2bを用い、半導体チップ側に熱硬化性接着剤2
cを用いた絶縁テープ2により図1の半導体装置を構成
した場合、本発明者の実験によれば、インナーリード部
1aのAgメッキ面に付着される有機成分(カーポン)
の量が低減されていることが確認できた。即ち、前記公
報に記載されたものとこの実施例のものとを試料として
表面分析(AES分析)を行ったところ、この実施例の
ものではAgメッキ面のC(カーポン)とAgのピーク
強度比C/Agは0.5であった。これに対し公報に記
載されたものは2.2であり、この実施例のものではカ
ーボンの付着が格段に改善されていることが確認され
た。
【0012】この理由については明確にはされていない
が、本発明者の推測によれば、この実施例のものでは熱
硬化性接着剤2cが絶縁テープ2のポリイミドテープ2
aと半導体チップ3の表面との間に挟まれて閉塞された
状態にあるため、有機成分の飛散が抑制されてものと考
えられる。一方、公報に記載のものは、リード側に設け
られた熱硬化性接着剤の上面が開放されているため、有
機成分がこの開放面から飛散されてAg面に付着したも
のと考えられる。したがって、この実施例では、金属細
線4をインナーリード部1aのAg面にボンディングし
たときの信頼性が改善されることになり、本発明者によ
る所定数標本の試験の結果では、その不良率を従来(図
3や公報記載のもの)の0.2(%)から0(%)に低
減でき、不良の発生を確実に防止することが可能とされ
ている。
【0013】
【発明の効果】以上説明したように本発明は、リードに
半導体チップを搭載する絶縁テープは、リード側の面に
熱可塑性接着剤を有し、半導体チップ側の面に熱硬化性
接着剤を有しているので、半導体チップをリードに搭載
する際の熱処理における熱硬化性接着剤からの有機成分
の飛散を抑制し、これがリード面に付着することを抑制
し、金属細線のボンディング性を改善し、半導体装置の
信頼性を改善することができる効果がある。
【図面の簡単な説明】
【図1】本発明のLOC構造半導体装置の一実施例の断
面図である。
【図2】図1の半導体装置の一部の斜視図である。
【図3】従来のLOC構造半導体装置の一例の断面図で
ある。
【符号の説明】
1 リードフレーム 1a インナーリード部 2 絶縁テープ 2a ポリイミドテープ 2b 熱可塑性接着剤 2c 熱硬化性接着剤 3 半導体チップ 4 金属細線 5 エポキシ樹脂

Claims (4)

    (57)【特許請求の範囲】
  1. 【請求項1】 リードに絶縁テープを介して半導体チッ
    プを搭載するLOC構造の半導体装置において、前記絶
    縁テープはリード側の面に熱可塑性接着剤を有し、半導
    体チップ側の面に熱硬化性接着剤を有することを特徴と
    するLOC構造半導体装置。
  2. 【請求項2】 半導体チップの電極パッドと、リードの
    Agメッキ面とを金属細線で電気接続してなる請求項1
    のLOC構造半導体装置。
  3. 【請求項3】 リードのインナーリード、絶縁テープ、
    半導体チップ、および金属細線を樹脂で封止してなる請
    求項1または2のLOC構造半導体装置。
  4. 【請求項4】 絶縁テープはポリイミドテープで構成さ
    れ、その片面に熱可塑性接着剤を有し、他方の面に熱硬
    化性接着剤を有する請求項1ないし3のいずれかのLO
    C構造半導体装置。
JP5348277A 1993-12-24 1993-12-24 Loc構造半導体装置 Expired - Fee Related JP2546530B2 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP5348277A JP2546530B2 (ja) 1993-12-24 1993-12-24 Loc構造半導体装置
GB9422410A GB2285171A (en) 1993-12-24 1994-11-07 Lead-on-chip semiconductor device
KR1019940033222A KR950021289A (ko) 1993-12-24 1994-12-08 리드 온 칩(loc) 구조 반도체 장치

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5348277A JP2546530B2 (ja) 1993-12-24 1993-12-24 Loc構造半導体装置

Publications (2)

Publication Number Publication Date
JPH07193092A JPH07193092A (ja) 1995-07-28
JP2546530B2 true JP2546530B2 (ja) 1996-10-23

Family

ID=18395960

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5348277A Expired - Fee Related JP2546530B2 (ja) 1993-12-24 1993-12-24 Loc構造半導体装置

Country Status (3)

Country Link
JP (1) JP2546530B2 (ja)
KR (1) KR950021289A (ja)
GB (1) GB2285171A (ja)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20010096115A (ko) * 2000-04-17 2001-11-07 이형도 편향요크

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01116465U (ja) * 1988-01-30 1989-08-07
JP2518569B2 (ja) * 1991-09-19 1996-07-24 三菱電機株式会社 半導体装置

Also Published As

Publication number Publication date
KR950021289A (ko) 1995-07-26
GB2285171A (en) 1995-06-28
GB9422410D0 (en) 1995-01-04
JPH07193092A (ja) 1995-07-28

Similar Documents

Publication Publication Date Title
US6005286A (en) Increasing the gap between a lead frame and a semiconductor die
JP2552822B2 (ja) 半導体パッケージおよびその製造方法
KR101378792B1 (ko) 클립리스 및 와이어리스 반도체 다이 패키지 및 그제조방법
US10522446B2 (en) Semiconductor device and manufacturing method of the same
KR20090031279A (ko) 반도체 장치 및 그 제조 방법
JPH07111438A (ja) 弾性表面波装置、及びその製造方法
JP2501953B2 (ja) 半導体装置
JP2546530B2 (ja) Loc構造半導体装置
JPH09260567A (ja) 樹脂封止型半導体装置
JP3555062B2 (ja) 半導体装置の構造
CN112424919B (zh) 半导体装置及半导体装置的制造方法
JP3200488B2 (ja) 樹脂封止型半導体装置及びその製造方法
JP2003068965A (ja) 半導体装置
JP2954297B2 (ja) 樹脂封止型半導体装置
JPH08115941A (ja) 半導体装置
KR100475335B1 (ko) 반도체칩패키지
JPS6050342B2 (ja) 半導体装置製造用リ−ドフレ−ム
JPH09326463A (ja) 樹脂封止型半導体装置
JPH01115151A (ja) 半導体装置用リードフレーム
JPH09275177A (ja) 半導体装置
JPH09275176A (ja) 樹脂封止型半導体装置
JPH07288262A (ja) 半導体装置
JPS6143456A (ja) 半導体装置
JPH0650749B2 (ja) 半導体装置及びその製造方法
JPH08172155A (ja) 樹脂封止型半導体装置及びリードフレーム

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees