JP2017228694A - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP2017228694A JP2017228694A JP2016124711A JP2016124711A JP2017228694A JP 2017228694 A JP2017228694 A JP 2017228694A JP 2016124711 A JP2016124711 A JP 2016124711A JP 2016124711 A JP2016124711 A JP 2016124711A JP 2017228694 A JP2017228694 A JP 2017228694A
- Authority
- JP
- Japan
- Prior art keywords
- conductor
- insulating plate
- semiconductor device
- gate
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 111
- 239000004020 conductor Substances 0.000 claims abstract description 117
- 239000000758 substrate Substances 0.000 claims abstract description 51
- 229920005989 resin Polymers 0.000 claims abstract description 31
- 239000011347 resin Substances 0.000 claims abstract description 31
- 238000000605 extraction Methods 0.000 claims description 17
- 239000000463 material Substances 0.000 claims description 14
- 238000009413 insulation Methods 0.000 abstract description 9
- 238000005476 soldering Methods 0.000 abstract description 4
- 229910000679 solder Inorganic materials 0.000 description 20
- 229910052751 metal Inorganic materials 0.000 description 15
- 239000002184 metal Substances 0.000 description 15
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical group [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 6
- 229910052802 copper Inorganic materials 0.000 description 6
- 239000010949 copper Substances 0.000 description 6
- 238000005452 bending Methods 0.000 description 5
- 230000000694 effects Effects 0.000 description 5
- 238000007747 plating Methods 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 238000000034 method Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 239000011265 semifinished product Substances 0.000 description 3
- 230000002411 adverse Effects 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 239000000919 ceramic Substances 0.000 description 2
- 239000003795 chemical substances by application Substances 0.000 description 2
- 239000003822 epoxy resin Substances 0.000 description 2
- 229920000647 polyepoxide Polymers 0.000 description 2
- 229910001369 Brass Inorganic materials 0.000 description 1
- 239000004593 Epoxy Substances 0.000 description 1
- 239000010951 brass Substances 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 229910010293 ceramic material Inorganic materials 0.000 description 1
- 238000002788 crimping Methods 0.000 description 1
- 239000000945 filler Substances 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000009434 installation Methods 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000005304 joining Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 239000000843 powder Substances 0.000 description 1
- 238000004080 punching Methods 0.000 description 1
- 229920005992 thermoplastic resin Polymers 0.000 description 1
- 229920001187 thermosetting polymer Polymers 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/10—Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/053—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4817—Conductive parts for containers, e.g. caps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/52—Mounting semiconductor bodies in containers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/053—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
- H01L23/057—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body the leads being parallel to the base
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/071—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next and on each other, i.e. mixed assemblies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/53—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M7/537—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
- H01L2224/331—Disposition
- H01L2224/3318—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/33181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
- H01L23/18—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
- H01L23/24—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1203—Rectifying Diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/003—Constructional details, e.g. physical layout, assembly, wiring or busbar connections
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
【解決手段】基板に固定された複数の半導体チップと、貫通孔が形成された絶縁板と、該絶縁板の下面に形成され該複数の半導体チップのいずれかに電気的に接続された下部本体と、平面視で該絶縁板の外に伸びる下部突出部と、を有する1つの導体である第1下部導体と、該絶縁板の下面に形成され該複数の半導体チップのいずれかに電気的に接続された第2下部導体と、該絶縁板の上面に形成された上部本体と、平面視で該絶縁板の外に伸びる上部突出部とを有する1つの導体である上部導体と、該貫通孔に設けられ、該上部本体と該第2下部導体を接続する接続部と、該半導体チップと該絶縁板を覆う樹脂と、を備え、該下部突出部と該上部突出部は該樹脂の外に伸びる。
【選択図】図1
Description
本発明のその他の特徴は以下に明らかにする。
図1は、本発明の実施の形態1に係る半導体装置の断面図である。この半導体装置は、基板15を備えている。基板15は、金属で形成されたベース板10、ベース板10の上に設けられた絶縁層12、絶縁層12の表面に形成された回路パターン14を備えている。絶縁層12は、例えば、無機セラミック材料で形成してもよいし、セラミック粉末をエポキシ樹脂等の熱硬化性樹脂の中に分散した材料で形成してもよい。はんだ16により基板15と半導体チップ18が固定されている。半導体チップ18の裏面が回路パターン14にはんだ付けされている。半導体チップ18は複数設けられる。
図9は、実施の形態2に係る半導体装置の一部断面図である。半導体チップ18は、下面にコレクタを有し、上面にエミッタ及びゲートを有するトランジスタチップである。エミッタははんだ19により下部本体20aに接続されている。
図12は、実施の形態3に係る半導体装置の一部断面図である。絶縁板20Aに電子部品70が固定されている。電子部品70は抵抗、コンデンサ又は制御IC等である。電子部品70は、絶縁板20Aの上の導体、絶縁板20Aの下の導体又は絶縁板20Aに固定する。電子部品70は、半導体チップ18の保護又は半導体装置の保護機能を付加するために設ける。従来は半導体装置の外部に設けられた電子部品を、能動部品として中継基板20に固定することで、半導体装置の機能及び信頼性を高めることができる。なお、電子部品70は、中継基板20の上面又は下面だけでなく、中継基板20の内部に設けることができる。
Claims (9)
- 基板と、
前記基板に固定された複数の半導体チップと、
貫通孔が形成された絶縁板と、
前記絶縁板の下面に形成され前記複数の半導体チップのいずれかに電気的に接続された下部本体と、平面視で前記絶縁板の外に伸びる下部突出部と、を有する1つの導体である第1下部導体と、
前記絶縁板の下面に形成され前記複数の半導体チップのいずれかに電気的に接続された第2下部導体と、
前記絶縁板の上面に形成された上部本体と、平面視で前記絶縁板の外に伸びる上部突出部とを有する1つの導体である上部導体と、
前記貫通孔に設けられ、前記上部本体と前記第2下部導体を接続する接続部と、
前記半導体チップと前記絶縁板を覆う樹脂と、を備え、
前記下部突出部と前記上部突出部は前記樹脂の外に伸びたことを特徴とする半導体装置。 - 前記複数の半導体チップは、コレクタ、エミッタ及びゲートを有するトランジスタチップを有し、
前記下部本体と前記第2下部導体は、前記コレクタ又は前記エミッタに電気的に接続されたことを特徴とする請求項1に記載の半導体装置。 - 前記下部本体と前記上部本体が平面視で重なる部分を有することで、前記トランジスタチップのコレクタ電流とエミッタ電流が平面視で反対方向に流れることを特徴とする請求項2に記載の半導体装置。
- 前記半導体チップと前記下部本体を接続する導電性接合材の厚さは1mm以下であることを特徴とする請求項1〜3のいずれか1項に記載の半導体装置。
- 前記複数の半導体チップは、コレクタ、エミッタ及びゲートを有するトランジスタチップを有し、
前記絶縁板に形成され前記ゲートに電気的に接続されたゲートパターンと、
前記ゲートパターンにつながり、前記樹脂の外に伸びるゲート取り出し部と、を備えたことを特徴とする請求項1に記載の半導体装置。 - 前記ゲート取り出し部は、前記ゲートパターンの上に設けた導電性接合材により前記ゲートパターンに固定されたことを特徴とする請求項5に記載の半導体装置。
- 前記ゲート取り出し部は、前記絶縁板に設けられた貫通孔を貫通することを特徴とする請求項5に記載の半導体装置。
- 前記樹脂の外に伸びる導体は、前記下部突出部、前記上部突出部及び前記ゲート取り出し部だけであることを特徴とする請求項6又は7に記載の半導体装置。
- 前記絶縁板、前記第1下部導体、前記第2下部導体又は前記上部導体に固定された電子部品を備えたことを特徴とする請求項1〜8のいずれか1項に記載の半導体装置。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2016124711A JP6493317B2 (ja) | 2016-06-23 | 2016-06-23 | 半導体装置 |
US15/430,695 US10068819B2 (en) | 2016-06-23 | 2017-02-13 | Semiconductor device |
CN201710490908.9A CN107546180B (zh) | 2016-06-23 | 2017-06-23 | 半导体装置 |
DE102017210589.5A DE102017210589B4 (de) | 2016-06-23 | 2017-06-23 | Halbleitervorrichtung |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2016124711A JP6493317B2 (ja) | 2016-06-23 | 2016-06-23 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2017228694A true JP2017228694A (ja) | 2017-12-28 |
JP6493317B2 JP6493317B2 (ja) | 2019-04-03 |
Family
ID=60579857
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2016124711A Active JP6493317B2 (ja) | 2016-06-23 | 2016-06-23 | 半導体装置 |
Country Status (4)
Country | Link |
---|---|
US (1) | US10068819B2 (ja) |
JP (1) | JP6493317B2 (ja) |
CN (1) | CN107546180B (ja) |
DE (1) | DE102017210589B4 (ja) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2019153607A (ja) * | 2018-02-28 | 2019-09-12 | 三菱電機株式会社 | 電力用半導体装置およびその製造方法、ならびに電力変換装置 |
JP2020047763A (ja) * | 2018-09-19 | 2020-03-26 | 富士電機株式会社 | 半導体装置及び半導体装置の製造方法 |
US10790218B2 (en) | 2018-09-06 | 2020-09-29 | Mitsubishi Electric Corpration | Semiconductor device and electric power conversion apparatus |
JP2021019063A (ja) * | 2019-07-19 | 2021-02-15 | 富士電機株式会社 | 半導体装置 |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109659294B (zh) * | 2019-01-15 | 2021-10-29 | 江苏双聚智能装备制造有限公司 | 一种电力转换电路装置 |
DE102020124149A1 (de) | 2020-09-16 | 2022-03-17 | Danfoss Silicon Power Gmbh | Leistungsmodul |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004022968A (ja) * | 2002-06-19 | 2004-01-22 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
JP2004172211A (ja) * | 2002-11-18 | 2004-06-17 | Yaskawa Electric Corp | パワーモジュール |
JP2007173680A (ja) * | 2005-12-26 | 2007-07-05 | Denso Corp | 半導体装置 |
US20080224285A1 (en) * | 2007-03-12 | 2008-09-18 | Lim Seung-Won | Power module having stacked flip-chip and method of fabricating the power module |
US20130075932A1 (en) * | 2011-09-22 | 2013-03-28 | Infineon Technologies Ag | Power Semiconductor Module with Integrated Thick-Film Printed Circuit Board |
JP2014082484A (ja) * | 2012-10-17 | 2014-05-08 | Semikron Elektronik Gmbh & Co Kg | パワー半導体モジュール |
JP2014154679A (ja) * | 2013-02-07 | 2014-08-25 | Daiwa Kogyo:Kk | 半導体モジュール |
JP2015015270A (ja) * | 2013-07-03 | 2015-01-22 | 三菱電機株式会社 | 半導体装置 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003017658A (ja) * | 2001-06-28 | 2003-01-17 | Toshiba Corp | 電力用半導体装置 |
JP5245485B2 (ja) * | 2008-03-25 | 2013-07-24 | 富士電機株式会社 | 半導体装置の製造方法 |
WO2009150875A1 (ja) * | 2008-06-12 | 2009-12-17 | 株式会社安川電機 | パワーモジュールおよびその制御方法 |
JP5373713B2 (ja) * | 2010-07-23 | 2013-12-18 | 三菱電機株式会社 | 半導体装置 |
JP5383621B2 (ja) * | 2010-10-20 | 2014-01-08 | 三菱電機株式会社 | パワー半導体装置 |
JP6135552B2 (ja) | 2014-02-28 | 2017-05-31 | 三菱電機株式会社 | 半導体装置 |
CN108496249B (zh) | 2016-01-29 | 2021-08-13 | 三菱电机株式会社 | 半导体装置 |
-
2016
- 2016-06-23 JP JP2016124711A patent/JP6493317B2/ja active Active
-
2017
- 2017-02-13 US US15/430,695 patent/US10068819B2/en active Active
- 2017-06-23 CN CN201710490908.9A patent/CN107546180B/zh active Active
- 2017-06-23 DE DE102017210589.5A patent/DE102017210589B4/de active Active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004022968A (ja) * | 2002-06-19 | 2004-01-22 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
JP2004172211A (ja) * | 2002-11-18 | 2004-06-17 | Yaskawa Electric Corp | パワーモジュール |
JP2007173680A (ja) * | 2005-12-26 | 2007-07-05 | Denso Corp | 半導体装置 |
US20080224285A1 (en) * | 2007-03-12 | 2008-09-18 | Lim Seung-Won | Power module having stacked flip-chip and method of fabricating the power module |
US20130075932A1 (en) * | 2011-09-22 | 2013-03-28 | Infineon Technologies Ag | Power Semiconductor Module with Integrated Thick-Film Printed Circuit Board |
JP2014082484A (ja) * | 2012-10-17 | 2014-05-08 | Semikron Elektronik Gmbh & Co Kg | パワー半導体モジュール |
JP2014154679A (ja) * | 2013-02-07 | 2014-08-25 | Daiwa Kogyo:Kk | 半導体モジュール |
JP2015015270A (ja) * | 2013-07-03 | 2015-01-22 | 三菱電機株式会社 | 半導体装置 |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2019153607A (ja) * | 2018-02-28 | 2019-09-12 | 三菱電機株式会社 | 電力用半導体装置およびその製造方法、ならびに電力変換装置 |
JP7042651B2 (ja) | 2018-02-28 | 2022-03-28 | 三菱電機株式会社 | 電力用半導体装置および電力変換装置 |
US10790218B2 (en) | 2018-09-06 | 2020-09-29 | Mitsubishi Electric Corpration | Semiconductor device and electric power conversion apparatus |
JP2020047763A (ja) * | 2018-09-19 | 2020-03-26 | 富士電機株式会社 | 半導体装置及び半導体装置の製造方法 |
JP7172338B2 (ja) | 2018-09-19 | 2022-11-16 | 富士電機株式会社 | 半導体装置及び半導体装置の製造方法 |
JP2021019063A (ja) * | 2019-07-19 | 2021-02-15 | 富士電機株式会社 | 半導体装置 |
JP7392308B2 (ja) | 2019-07-19 | 2023-12-06 | 富士電機株式会社 | 半導体装置 |
Also Published As
Publication number | Publication date |
---|---|
US10068819B2 (en) | 2018-09-04 |
JP6493317B2 (ja) | 2019-04-03 |
CN107546180A (zh) | 2018-01-05 |
DE102017210589B4 (de) | 2022-01-13 |
CN107546180B (zh) | 2020-04-10 |
US20170372978A1 (en) | 2017-12-28 |
DE102017210589A1 (de) | 2017-12-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6493317B2 (ja) | 半導体装置 | |
US9966327B2 (en) | Lead frame, semiconductor device, method for manufacturing lead frame, and method for manufacturing semiconductor device | |
US9609748B2 (en) | Semiconductor module comprising printed circuit board and method for producing a semiconductor module comprising a printed circuit board | |
CN105765716B (zh) | 功率半导体模块和复合模块 | |
JP5930070B2 (ja) | 半導体装置 | |
US20150055315A1 (en) | Electronic package structure and method for making the same | |
US20100270667A1 (en) | Semiconductor package with multiple chips and substrate in metal cap | |
JP6149932B2 (ja) | 半導体装置 | |
JP6460266B2 (ja) | 半導体装置 | |
US11616353B2 (en) | Busbar and power module | |
US9924594B2 (en) | Power semiconductor module and method for producing a power semiconductor module | |
JPWO2007026945A1 (ja) | 回路装置およびその製造方法 | |
US10128181B2 (en) | Package structure and fabricating method thereof | |
JP6697944B2 (ja) | 電力用半導体装置 | |
KR20160045477A (ko) | 전력 모듈 및 그 제조 방법 | |
JP5968542B2 (ja) | パワーモジュール | |
JP2019201113A (ja) | 半導体装置及び半導体装置の製造方法 | |
JP6391430B2 (ja) | 電子制御装置およびその製造方法 | |
JP5734736B2 (ja) | パワーモジュールの製造方法 | |
CN108511412B (zh) | 一种引线框再分布结构及其制造方法 | |
JP2021082794A (ja) | 電子部品および電子装置 | |
CN100552946C (zh) | 电子封装结构 | |
JP2013034022A (ja) | 半導体装置 | |
JPWO2018220717A1 (ja) | 電子装置およびその製造方法 | |
JP2015012162A (ja) | モールドパッケージおよびその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20180517 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20190124 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20190205 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20190218 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6493317 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |